Datasheet4U Logo Datasheet4U.com

MPC9443 - 2.5V AND 3.3V LVCMOS CLOCK FANOUT BUFFER

Description

The MPC9443 is a full static design supporting clock frequencies up to 350 MHz.

The signals are generated and retimed on-chip to ensure minimal skew between the four output banks.

Two independent LVPECL compatible clock inputs are available.

Features

  • Configurable 16 outputs LVCMOS clock distribution buffer MPC9443 LOW.

📥 Download Datasheet

Datasheet preview – MPC9443

📁 Similar Datasheet

  • MPC9446 - LVCMOS CLOCK FANOUT BUFFER (IDT)
  • MPC9446 - LVCMOS Clock Fanout Buffer (Renesas)
  • MPC9447 - LVCMOS Clock Fanout Buffer (Renesas)
  • MPC9447 - 3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer (IDT)
  • MPC940L - LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP (IDT)
  • MPC940L - LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP (Renesas)
  • MPC942C - LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP (Motorola Inc)
  • MPC942P - Low Voltage 1:18 Clock Distribution Chip (IDT)
  • MPC94551 - Low Voltage 1:4 CMOS Clock Buffer (Freescale Semiconductor)
  • MPC94551 - Low Voltage 1:4 CMOS Clock Buffer (Renesas)
Other Datasheets by Motorola
  • MPC9446 - 2.5V and 3.3V LVCMOS Clock Fanout Buffer
  • MPC9447 - 3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer
  • MPC9448 - 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer
  • MPC9449 - 3.3V / 2.5 V 1:15 PECL/LVCMOS
  • MPC940 - LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
  • MPC940L - LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
  • MPC941 - LOW VOLTAGE 1:27 CLOCK DISTRIBUTION CHIP
  • MPC946 - LOW VOLTAGE 1:10 CMOS CLOCK DRIVER

Full PDF Text Transcription

Click to expand full text
MOTOROLA Freescale Semiconductor, Inc. SEMICONDUCTOR TECHNICAL DATA Order Number: MPC9443/D Rev 2, 05/2002 2.5V and 3.3V LVCMOS Clock Fanout Buffer The MPC9443 is a 2.5V and 3.3V compatible 1:16 clock distribution buffer designed for low-voltage high-performance telecom, networking and computing applications. The device supports 3.3V, 2.5V and dual supply voltage (mixed-voltage) applications. The MPC9443 offers 16 low-skew outputs which are divided into 4 individually configurable banks. Each output bank can be individually supplied by 2.5V or 3.3V, individually set to run at 1X or 1/2X of the input clock frequency or be disabled (logic low output state). Two selectable LVPECL compatible inputs support differential clock distribution systems.
Published: |