Datasheet4U Logo Datasheet4U.com

MPC9448 - 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer

Description

The MPC9448 is specifically designed to distribute LVCMOS compatible clock signals up to a frequency of 350 MHz.

Each output provides a precise copy of the input signal with a near zero skew.

Features

  • Condition LVPECL LV.

📥 Download Datasheet

Datasheet preview – MPC9448

📁 Similar Datasheet

  • MPC9446 - LVCMOS CLOCK FANOUT BUFFER (IDT)
  • MPC9446 - LVCMOS Clock Fanout Buffer (Renesas)
  • MPC9447 - LVCMOS Clock Fanout Buffer (Renesas)
  • MPC9447 - 3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer (IDT)
  • MPC940L - LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP (IDT)
  • MPC940L - LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP (Renesas)
  • MPC942C - LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP (Motorola Inc)
  • MPC942P - Low Voltage 1:18 Clock Distribution Chip (IDT)
  • MPC94551 - Low Voltage 1:4 CMOS Clock Buffer (Freescale Semiconductor)
  • MPC94551 - Low Voltage 1:4 CMOS Clock Buffer (Renesas)
Other Datasheets by Motorola
  • MPC9443 - 2.5V AND 3.3V LVCMOS CLOCK FANOUT BUFFER
  • MPC9446 - 2.5V and 3.3V LVCMOS Clock Fanout Buffer
  • MPC9447 - 3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer
  • MPC9449 - 3.3V / 2.5 V 1:15 PECL/LVCMOS
  • MPC940 - LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
  • MPC940L - LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
  • MPC941 - LOW VOLTAGE 1:27 CLOCK DISTRIBUTION CHIP
  • MPC946 - LOW VOLTAGE 1:10 CMOS CLOCK DRIVER

Full PDF Text Transcription

Click to expand full text
MOTOROLA Freescale SEMICONDUCTOR TECHNICAL DATA Semiconductor, Inc. Order Number: MPC9448/D Rev 3, 04/2003 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer The MPC9448 is a 3.3V or 2.5V compatible, 1:12 clock fanout buffer targeted for high performance clock tree applications. With output frequencies up to 350 MHz and output skews less than 150 ps, the device meets the needs of most demanding clock applications. MPC9448 Freescale Semiconductor, Inc... • • • • • • • • • • • 12 LVCMOS compatible clock outputs Selectable LVCMOS and differential LVPECL compatible clock inputs Maximum clock frequency of 350 MHz Maximum clock skew of 150 ps Synchronous output stop in logic low state eliminates output runt pulses High--impedance output control 3.3V or 2.
Published: |