900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Motorola Electronic Components Datasheet

MTB52N06VL Datasheet

TMOS POWER FET

No Preview Available !

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MTB52N06VL/D
Designer's Data Sheet
TMOS V
Power Field Effect Transistor
D2PAK for Surface Mount
N–Channel Enhancement–Mode Silicon Gate
TMOS V is a new technology designed to achieve an on–resistance
area product about one–half that of standard MOSFETs. This new
technology more than doubles the present cell density of our 50
and 60 volt TMOS devices. Just as with our TMOS E–FET designs,
TMOS V is designed to withstand high energy in the avalanche and
commutation modes. Designed for low voltage, high speed
switching applications in power supplies, converters and power
motor controls, these devices are particularly well suited for bridge
circuits where diode speed and commutating safe operating areas
are critical and offer additional safety margin against unexpected
voltage transients.
MTB52N06VL
Motorola Preferred Device
TMOS POWER FET
52 AMPERES
60 VOLTS
RDS(on) = 0.025 OHM
TM
D
New Features of TMOS V
On–resistance Area Product about One–half that of Standard
MOSFETs with New Low Voltage, Low RDS(on) Technology
Faster Switching than E–FET Predecessors
G
Features Common to TMOS V and TMOS E–FETs
Avalanche Energy Specified
IDSS and VDS(on) Specified at Elevated Temperature
Static Parameters are the Same for both TMOS V and TMOS E–FET
Surface Mount Package Available in 16 mm 13–inch/2500 Unit
Tape & Reel, Add T4 Suffix to Part Number
CASE 418B–02, Style 2
S D2PAK
MAXIMUM RATINGS (TC = 25°C unless otherwise noted)
Rating
Symbol
Value
Unit
Drain–to–Source Voltage
Drain–to–Gate Voltage (RGS = 1.0 M)
Gate–to–Source Voltage — Continuous
— Non–Repetitive (tp 10 ms)
VDSS 60 Vdc
VDGR 60 Vdc
VGS
± 15 Vdc
VGSM ± 25 Vpk
Drain Current — Continuous
— Continuous @ 100°C
— Single Pulse (tp 10 µs)
ID 52 Adc
ID 41
IDM 182 Apk
Total Power Dissipation
Derate above 25°C
Total Power Dissipation @ TA = 25°C (1)
PD 188 Watts
1.25 W/°C
3.0 Watts
Operating and Storage Temperature Range
TJ, Tstg – 55 to 175 °C
Single Pulse Drain–to–Source Avalanche Energy — STARTING TJ = 25°C
(VDD = 25 Vdc, VGS = 5 Vdc, PEAK IL = 52 Apk, L = 0.3 mH, RG = 25 )
EAS 406 mJ
Thermal Resistance — Junction to Case
— Junction to Ambient
— Junction to Ambient (1)
RθJC
RθJA
RθJA
0.8 °C/W
62.5
50
Maximum Lead Temperature for Soldering Purposes, 1/8from Case for 10 seconds
TL 260 °C
(1) When surface mounted to an FR4 board using the minimum recommended pad size.
Designer’s Data for “Worst Case” Conditions — The Designer’s Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit
curves — representing boundaries on device characteristics — are given to facilitate “worst case” design.
E–FET, Designer’s, and TMOS V are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
Thermal Clad is a trademark of the Bergquist Company.
Preferred devices are Motorola recommended choices for future use and best overall value.
REV 3
©MMoottoorroollaa, ITncM. 1O99S6 Power MOSFET Transistor Device Data
1


Motorola Electronic Components Datasheet

MTB52N06VL Datasheet

TMOS POWER FET

No Preview Available !

MTB52N06VL
ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise noted)
Characteristic
Symbol Min Typ Max Unit
OFF CHARACTERISTICS
Drain–to–Source Breakdown Voltage
(VGS = 0 Vdc, ID = .25 mAdc)
Temperature Coefficient (Positive)
(Cpk 2.0) (3)
V(BR)DSS
60 — — Vdc
— 65 — mV/°C
Zero Gate Voltage Drain Current
(VDS = 60 Vdc, VGS = 0 Vdc)
(VDS = 60 Vdc, VGS = 0 Vdc, TJ = 150°C)
Gate–Body Leakage Current (VGS = ± 15 Vdc, VDS = 0 Vdc)
ON CHARACTERISTICS (1)
Gate Threshold Voltage
(VDS = VGS, ID = 250 µAdc)
Threshold Temperature Coefficient (Negative)
(Cpk 2.0) (3)
IDSS
IGSS
µAdc
— — 10
— — 100
— — 100 nAdc
VGS(th)
1.0 1.5 2.0 Vdc
— 4.5 — mV/°C
Static Drain–to–Source On–Resistance
(VGS = 5 Vdc, ID = 26 Adc)
(Cpk 2.0) (3)
Drain–to–Source On–Voltage
(VGS = 5 Vdc, ID = 52 Adc)
(VGS = 5 Vdc, ID = 26 Adc, TJ = 150°C)
Forward Transconductance (VDS = 6.3 Vdc, ID = 20 Adc)
DYNAMIC CHARACTERISTICS
Input Capacitance
Output Capacitance
Transfer Capacitance
(VDS = 25 Vdc, VGS = 0 Vdc,
f = 1.0 MHz)
SWITCHING CHARACTERISTICS (2)
Turn–On Delay Time
Rise Time
Turn–Off Delay Time
Fall Time
Gate Charge
(See Figure 8)
(VDD = 30 Vdc, ID = 52 Adc,
VGS = 5 Vdc,
RG = 9.1 )
(VDS = 48 Vdc, ID = 52 Adc,
VGS = 5 Vdc)
SOURCE–DRAIN DIODE CHARACTERISTICS
Forward On–Voltage
(IS = 52 Adc, VGS = 0 Vdc)
(IS = 52 Adc, VGS = 0 Vdc, TJ = 150 °C)
RDS(on)
VDS(on)
gFS
Ciss
Coss
Crss
td(on)
tr
td(off)
tf
QT
Q1
Q2
Q3
VSD
Ohm
— 0.022 0.025
Vdc
— — 1.6
— — 1.4
17 30 — Mhos
1900
2660
pF
— 550 770
— 170 340
— 15 30 ns
— 500 1000
— 100 200
— 200 400
— 62 90 nC
— 4.0 —
— 31 —
— 16 —
Vdc
— 1.03 1.5
— 0.9 —
Reverse Recovery Time
Reverse Recovery Stored Charge
(IS = 52 Adc, VGS = 0 Vdc,
dIS/dt = 100 A/µs)
trr
ta
tb
QRR
— 104 —
— 63 —
— 41 —
— 0.28 —
ns
µC
INTERNAL PACKAGE INDUCTANCE
Internal Drain Inductance
(Measured from contact screw on tab to center of die)
(Measured from the drain lead 0.25from package to center of die)
LD nH
— 3.5 —
— 4.5 —
Internal Source Inductance
(Measured from the source lead 0.25from package to source bond pad)
LS
nH
— 7.5 —
(1) Pulse Test: Pulse Width 300 µs, Duty Cycle 2%.
(2) Switching characteristics are independent of operating junction temperature.
(3) Reflects typical values.
Max limit – Typ
Cpk = 3 x SIGMA
2 Motorola TMOS Power MOSFET Transistor Device Data


Part Number MTB52N06VL
Description TMOS POWER FET
Maker Motorola
PDF Download

MTB52N06VL Datasheet PDF






Similar Datasheet

1 MTB52N06V TMOS POWER FET
Motorola
2 MTB52N06V Power MOSFET
ON Semiconductor
3 MTB52N06VL TMOS POWER FET
Motorola





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy