Datasheet4U Logo Datasheet4U.com

UPD4217405LG3-A50-7JD - 3.3V OPERATION 16M-BIT DYNAMIC RAM

Download the UPD4217405LG3-A50-7JD datasheet PDF. This datasheet also covers the UPD42S17405L variant, as both devices belong to the same 3.3v operation 16m-bit dynamic ram family and are provided as variant models within a single manufacturer datasheet.

Description

The µPD42S17405L, 4217405L are 4,194,304 words by 4 bits CMOS dynamic RAMs with optional EDO.

EDO is a kind of the page mode and is useful for the read operation.

Besides, the µPD42S17405L can execute CAS before RAS self refresh.

Features

  • EDO (Hyper page mode).
  • 4,194,304 words by 4 bits organization.
  • Single +3.3 V ±0.3 V power supply.
  • Fast access and cycle time Power consumption Active (MAX. ) 660 mW 360 mW 324 mW Part number Access time (MAX. ) 50 ns 60 ns 70 ns R/W cycle time (MIN. ) 84 ns 104 ns 124 ns EDO (Hyper page mode) cycle time (MIN. ) 20 ns 25 ns 30 ns µPD42S17405L-A50, 4217405L-A50 µPD42S17405L-A60, 4217405L-A60 µPD42S17405L-A70, 4217405L-A70.
  • µPD42S17405L can execute CA.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (UPD42S17405L-NEC.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number UPD4217405LG3-A50-7JD
Manufacturer NEC
File Size 332.16 KB
Description 3.3V OPERATION 16M-BIT DYNAMIC RAM
Datasheet download datasheet UPD4217405LG3-A50-7JD Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
UPD4217800 (UPD42S16800 / UPD42S17800) 16M-Bit DRAM NEC Electronics
UPD42101 Line Buffer NEC Electronics
UPD42101G-3 CMOS 7K-Bit FIFO Memory ETC
UPD4216160 (UPD42S16160 / UPD42S18160) 16M-Bit DRAM NEC Electronics
UPD4216165L 3.3V Operation 16M-Bit DRAM NEC Electronics

Other Datasheets by NEC

Part Number Description
UPD4217405LG3-A60-7JD 3.3V OPERATION 16M-BIT DYNAMIC RAM
UPD4217405LG3-A70-7JD 3.3V OPERATION 16M-BIT DYNAMIC RAM
UPD4217405L 3.3V OPERATION 16M-BIT DYNAMIC RAM
UPD4217405L-A50 3.3V OPERATION 16M-BIT DYNAMIC RAM
UPD4217405L-A60 3.3V OPERATION 16M-BIT DYNAMIC RAM

Full PDF Text Transcription

Click to expand full text
DATA SHEET µPD42S17405L, 4217405L 3.3 V OPERATION 16 M-BIT DYNAMIC RAM 4 M-WORD BY 4-BIT, EDO MOS INTEGRATED CIRCUIT Description The µPD42S17405L, 4217405L are 4,194,304 words by 4 bits CMOS dynamic RAMs with optional EDO. EDO is a kind of the page mode and is useful for the read operation. Besides, the µPD42S17405L can execute CAS before RAS self refresh. The µPD42S17405L, 4217405L are packaged in 26-pin plastic TSOP (II) and 26-pin plastic SOJ. Features • EDO (Hyper page mode) • 4,194,304 words by 4 bits organization • Single +3.3 V ±0.3 V power supply • Fast access and cycle time Power consumption Active (MAX.) 660 mW 360 mW 324 mW Part number Access time (MAX.) 50 ns 60 ns 70 ns R/W cycle time (MIN.) 84 ns 104 ns 124 ns EDO (Hyper page mode) cycle time (MIN.
Published: |