* The Three-port Physical Layer LSI complies to IEEE P1394a draft 2.0
* Connection debounce
* Arbitration enhancements
* Arbitrated short bus reset
* Ack-accelerated arbitration
* Fly-by concatenation
* Multiple-speed packet concatenation
UPD72850A Datasheet (290.85 KB)
UPD72850A
NEC
290.85 KB
Ieee1394 400mbps phy.
DATA SHEET MOS INTEGRATED CIRCUIT µPD72850A IEEE1394 400Mbps PHY The µPD72850A is the 3-port physical layer LSI which complies with the P1394a dra.
📁 Related Datasheet
UPD72852 MOS INTEGRATED CIRCUIT (NEC)
UPD72852A IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI (NEC)
UPD7281 Image Pipelined Processor (NEC Electronics)
UPD72862 IEEE1394 OHCI HOST CONTROLLER (NEC)
UPD72870 IEEE1394 1-CHIP OHCI HOST CONTROLLER (NEC)
UPD72870A IEEE1394 1-CHIP OHCI HOST CONTROLLER (NEC)
UPD72871 IEEE1394 1-CHIP OHCI HOST CONTROLLER (NEC)
UPD72873 MOS INTEGRATED CIRCUIT (NEC)
UPD72874 IEEE1394 OHCI 1.1 COMPLIANT 3PORT PHY-LINK 1-CHIP HOST CONTROLLER (NEC)
UPD72001-11 MULTI-PROTOCOL SERIAL CONTROLLERS (NEC)
