Datasheet4U Logo Datasheet4U.com

74ABT841 - 10-bit bus interface latch

Datasheet Summary

Description

The 74ABT841 Bus interface register is designed to provide extra data width for wider data/address paths of buses carrying parity.

The 74ABT841 consists of ten D-type latches with 3-State outputs.

The flip-flops appear transparent to the data when Latch Enable (LE) is High.

Features

  • High speed parallel latches.
  • Extra data width for wide address/data paths or buses carrying parity.
  • Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors.
  • Slim DIP 300 mil package.
  • Broadside pinout.
  • Output capability: +64mA/.
  • 32mA.
  • Latch-up protection exceeds 500mA per Jedec Std 17.
  • ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model.

📥 Download Datasheet

Datasheet preview – 74ABT841

Datasheet Details

Part number 74ABT841
Manufacturer NXP
File Size 62.57 KB
Description 10-bit bus interface latch
Datasheet download datasheet 74ABT841 Datasheet
Additional preview pages of the 74ABT841 datasheet.

📁 Similar Datasheet

  • 74ABT899 - 9-Bit Latchable Transceiver (Fairchild Semiconductor)
  • 74ABT00 - Quad 2-input NAND gate (Philips)
  • 74ABT00 - Quad 2-input NAND gate (nexperia)
  • 74ABT04 - Hex inverter (Philips)
  • 74ABT04 - Hex inverter (nexperia)
  • 74ABT04D - Hex inverter (nexperia)
  • 74ABT08 - Quad 2-input AND gate (Philips)
  • 74ABT08 - Quad 2-input AND gate (nexperia)
  • 74ABT08D - Quad 2-input AND gate (nexperia)
  • 74ABT125 - Quad Buffer (Fairchild Semiconductor)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
Philips Semiconductors 10-bit bus interface latch (3-State) Product specification 74ABT841 FEATURES • High speed parallel latches • Extra data width for wide address/data paths or buses carrying parity • Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors • Slim DIP 300 mil package • Broadside pinout • Output capability: +64mA/–32mA • Latch-up protection exceeds 500mA per Jedec Std 17 • ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model • Power-up 3-State • Power-up reset DESCRIPTION The 74ABT841 Bus interface register is designed to provide extra data width for wider data/address paths of buses carrying parity. The 74ABT841 consists of ten D-type latches with 3-State outputs.
Published: |