Datasheet4U Logo Datasheet4U.com

74AHC00 - Quad 2-input NAND gate

Description

The 74AHC/AHCT00 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).

They are specified in compliance with JEDEC standard No.

7A.

Features

  • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V.
  • Balanced propagation delays.
  • All inputs have Schmitt-trigger actions.
  • Inputs accept voltages higher than VCC.
  • For AHC only: operates with CMOS input levels.
  • For AHCT only: operates with TTL input levels.
  • Specified from.
  • 40 to +85 and +125 °C.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74AHC00 QUADRUPLE 2-INPUT NAND GATES Diodes
74AHC00 Quad 2-input NAND gate nexperia
74AHC00-Q100 Quad 2-input NAND gate nexperia
74AHC00BQ Quad 2-input NAND gate nexperia
74AHC00D Quad 2-input NAND gate nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
74AHC02 Quad 2-input NOR gate
74AHC08 Quad 2-input AND gate
74AHC123A Dual retriggerable monostable multivibrator
74AHC125 Quad buffer/line driver
74AHC132 Quad 2-input NAND Schmitt trigger

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS DATA SHEET 74AHC00; 74AHCT00 Quad 2-input NAND gate Product specification Supersedes data of 1998 Dec 09 File under Integrated Circuits, IC06 1999 Sep 23 Philips Semiconductors Product specification Quad 2-input NAND gate FEATURES • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V • Balanced propagation delays • All inputs have Schmitt-trigger actions • Inputs accept voltages higher than VCC • For AHC only: operates with CMOS input levels • For AHCT only: operates with TTL input levels • Specified from −40 to +85 and +125 °C. DESCRIPTION The 74AHC/AHCT00 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).
Published: |