74AHC573 latch equivalent, octal d-type transparent latch.
* ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V
* Balanced propagation delays
* A.
A Latch Enable (LE) input and an Output Enable (OE) input are common to all latches. The ‘573’ consists of eight D-type.
74AHC573; 74AHCT573
The 74AHC/AHCT573 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT573 are octal D-type transparent latche.
Image gallery
Download