74ALS377 Description
The 74ALS377 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The mon buffered clock (CP) input loads all flip-flops simultaneously when the Enable (E) is Low. The register is fully edge-triggered.
74ALS377 Key Features
- Ideal for addressable register