Datasheet4U Logo Datasheet4U.com

74ALS573B - Latch flip-flop

General Description

The 74ALS573B is an octal transparent latch coupled to eight 3-State output devices.

The two sections of the device are controlled independently by enable (E) and output enable (OE) control gates.

Key Features

  • 74ALS573B/74ALS574A Octal transparent latch (3-State) Octal D flip-flop (3-State) It is an 8-bit edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by clock (CP) and output enable (OE) control gates. The register is fully edge triggered. The state of the D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop’s Q output. The active-Low output enable (OE) controls all.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ALS5245-1 Octal 3-STATE Transceiver Fairchild Semiconductor
74ALS540 SN74ALS540 ETC
74ALS541 Octal Buffer and Line Driver Fairchild Semiconductor
74ALS580 SN74ALS580 ETC
74ALS00A Quadruple 2-Input Positive-NAND Gates Texas Instruments

Other Datasheets by NXP Semiconductors

Part Number Description
74ALS574A Latch flip-flop
74ALS563A Latch flip/flop
74ALS564A Latch flip/flop
74ALS00A Quad 2-Input NAND gate
74ALS02 Quad 2-Input NOR gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS 74ALS573B/74ALS574A Latch flip–flop Product specification IC05 Data Handbook 1991 Feb 08 Philips Semiconductors Philips Semiconductors Product specification Latch/flip-flop 74ALS573B 74ALS574A FEATURES 74ALS573B/74ALS574A Octal transparent latch (3-State) Octal D flip-flop (3-State) It is an 8-bit edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by clock (CP) and output enable (OE) control gates. The register is fully edge triggered. The state of the D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop’s Q output. The active-Low output enable (OE) controls all eight 3-State buffers independent of the latch operation.