Datasheet4U Logo Datasheet4U.com

74AUP1T58 - Low-power Configurable Gate

Description

The 74AUP1T58 provides low-power, low-voltage configurable logic gate functions.

The output state is determined by eight patterns of 3-bit input.

The user can choose the logic functions AND, OR, NAND, NOR, XOR, inverter and buffer.

Features

  • I Wide supply voltage range from 2.3 V to 3.6 V I High noise immunity I ESD protection: N HBM JESD22-A114E Class 3A exceeds 5000 V N MM JESD22-A115-A exceeds 200 V N CDM JESD22-C101C exceeds 1000 V I Low static power consumption; ICC = 1.5 µA (maximum) I Latch-up performance exceeds 100 mA per JESD 78 Class II I Inputs accept voltages up to 3.6 V I Low noise overshoot and undershoot < 10 % of VCC I IOFF circuitry provides partial Power-down mode operation I Multiple package options I Specified fr.

📥 Download Datasheet

Datasheet preview – 74AUP1T58

Datasheet Details

Part number 74AUP1T58
Manufacturer NXP
File Size 136.23 KB
Description Low-power Configurable Gate
Datasheet download datasheet 74AUP1T58 Datasheet
Additional preview pages of the 74AUP1T58 datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 74AUP1T58 Low-power configurable gate with voltage-level translator Rev. 01 — 6 March 2008 Product data sheet 1. General description The 74AUP1T58 provides low-power, low-voltage configurable logic gate functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XOR, inverter and buffer. All inputs can be connected to VCC or GND. This device ensures a very low static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V. The 74AUP1T58 is designed for logic-level translation applications with input switching levels that accept 1.8 V low-voltage CMOS signals, while operating from either a single 2.5 V or 3.3 V supply voltage.
Published: |