Datasheet4U Logo Datasheet4U.com

74F164 - 8-bit serial-in parallel-out shift register

General Description

The 74F164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages.

Data is entered through one of two inputs (Dsa, Dsb); either input can be used as an active High enable for data entry through the other input.

Key Features

  • Gated serial data inputs.
  • Typical shift frequency of 100MHz.
  • Asynchronous Master Reset.
  • Buffered clock and data inputs.
  • Fully synchronous data transfer.
  • Industrial temperature range available (.
  • 40°C to +85°C).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F164A Serial-In / Parallel-Out Shift Register National Semiconductor
74F164A Serial-In/ Parallel-Out Shift Register Fairchild Semiconductor
74F160A Synchronous Presettable BCD Decade Counter Fairchild Semiconductor
74F161A Synchronous Presettable Binary Counter National Semiconductor
74F161A Synchronous Presettable Binary Counter Fairchild Semiconductor

Other Datasheets by NXP Semiconductors

Part Number Description
74F1604 Latch
74F161A 4-bit binary counter
74F163A 4-bit binary counter
74F166 8-bit bidirectional universal shift register
74F169 4-bit up/down binary synchronous counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS 74F164 8-bit serial-in parallel-out shift register Product specification IC15 Data Handbook 1995 Sep 22 Philips Semiconductors Philips Semiconductors Product specification 8-bit serial-in parallel-out shift register 74F164 FEATURES • Gated serial data inputs • Typical shift frequency of 100MHz • Asynchronous Master Reset • Buffered clock and data inputs • Fully synchronous data transfer • Industrial temperature range available (–40°C to +85°C) DESCRIPTION The 74F164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered through one of two inputs (Dsa, Dsb); either input can be used as an active High enable for data entry through the other input.