Datasheet4U Logo Datasheet4U.com

74HC423 - Dual retriggerable monostable multivibrator

General Description

74HC423; 74HCT423 are high-speed Si-gate CMOS devices that are pin compatible with Low power Schottky TTL (LSTTL).

They are specified in compliance with JEDEC standard no.

7A.

Key Features

  • DC triggered from active HIGH or active LOW inputs.
  • Retriggerable for very long pulses up to 100 % duty factor.
  • Direct reset terminates output pulse.
  • Schmitt-trigger action on all inputs except for the reset input.
  • Complies with JEDEC standard no. 7A.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • Specified from 40 C to +85 C and from 40 C to +125 C NXP Semiconductors 74HC423; 74HCT423 Dual retriggerable mon.

📥 Download Datasheet

Full PDF Text Transcription for 74HC423 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for 74HC423. For precise diagrams, and layout, please refer to the original PDF.

74HC423; 74HCT423 Dual retriggerable monostable multivibrator with reset Rev. 6 — 19 December 2011 Product data sheet 1. General description 74HC423; 74HCT423 are high-sp...

View more extracted text
roduct data sheet 1. General description 74HC423; 74HCT423 are high-speed Si-gate CMOS devices that are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC423; 74HCT423 dual retriggerable monostable multivibrator with reset has two methods of output pulse width control. 1. The minimum pulse width is essentially determined by the selection of an external resistor (REXT) and capacitor (CEXT), see Section 12.1. 2. Once triggered, the basic output pulse width may be extended by retriggering the gated active LOW-going edge input (nA) or the active HIGH-going