Datasheet4U Logo Datasheet4U.com

74LVC1G14 - Single Schmitt-trigger inverter

Description

The 74LVC1G14 provides the inverting buffer function with Schmitt-trigger input.

It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

The input can be driven from either 3.3 V or 5 V devices.

Features

  • Wide supply voltage range from 1.65 V to 5.5 V.
  • High noise immunity.
  • Complies with JEDEC standard:.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8-B/JESD36 (2.7 V to 3.6 V).
  • 24 mA output drive (VCC = 3.0 V).
  • CMOS low power consumption.
  • Latch-up performance exceeds 250 mA.
  • Direct interface with TTL levels.
  • Unlimited rise and fall times.
  • Input accepts voltages up to 5 V.
  • Multiple package options.
  • ESD protection:.

📥 Download Datasheet

Datasheet preview – 74LVC1G14

Datasheet Details

Part number 74LVC1G14
Manufacturer NXP Semiconductors
File Size 190.32 KB
Description Single Schmitt-trigger inverter
Datasheet download datasheet 74LVC1G14 Datasheet
Additional preview pages of the 74LVC1G14 datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
74LVC1G14 Single Schmitt-trigger inverter Rev. 13 — 15 March 2016 Product data sheet 1. General description The 74LVC1G14 provides the inverting buffer function with Schmitt-trigger input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment. Schmitt-trigger action at the input makes the circuit tolerant for slower input rise and fall time. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. 2.
Published: |