Datasheet4U Logo Datasheet4U.com

74LVC594A - 8-bit shift register

Datasheet Summary

Description

The 74LVC594A is an 8-bit serial-in/serial or parallel-out shift register with a storage register.

Separate clock and reset inputs are provided on both shift and storage registers.

The input can be driven from either 3.3 V or 5 V devices.

Features

  • s s s s s s s s 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage range from 1.2 V to 3.6 V CMOS low-power consumption Direct interface with TTL levels Balanced propagation delays All inputs have Schmitt-trigger action Complies with JEDEC standard JESD8-B/JESD36 ESD protection: x HBM JESD22-A114-D exceeds 2000 V x CDM JESD22-C101-C exceeds 1000 V s Specified from.
  • 40 °C to +85 °C and.
  • 40 °C to +125 °C. 3.

📥 Download Datasheet

Datasheet preview – 74LVC594A

Datasheet Details

Part number 74LVC594A
Manufacturer NXP
File Size 153.64 KB
Description 8-bit shift register
Datasheet download datasheet 74LVC594A Datasheet
Additional preview pages of the 74LVC594A datasheet.

📁 Similar Datasheet

  • 74LVC594A - 8-bit shift register (nexperia)
  • 74LVC594A-Q100 - 8-bit shift register (nexperia)
  • 74LVC595A - 8-bit serial-in/serial-out or parallel-out shift register (NXP Semiconductors)
  • 74LVC595A - 8-bit serial-in/serial-out or parallel-out shift register (nexperia)
  • 74LVC540A - OCTAL BUFFER/LINE DRIVER (Diodes)
  • 74LVC540A - Low-Voltage CMOS Octal Buffer (ON Semiconductor)
  • 74LVC541A - Octal buffer/line driver (nexperia)
  • 74LVC541A - OCTAL BUFFER/LINE DRIVER (Diodes)
  • 74LVC541A - Low-Voltage CMOS Octal Buffer (ON Semiconductor)
  • 74LVC541A-Q100 - Octal buffer/line driver (nexperia)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 74LVC594A 8-bit shift register with output register Rev. 01 — 24 May 2007 Product data sheet 1. General description The 74LVC594A is an 8-bit serial-in/serial or parallel-out shift register with a storage register. Separate clock and reset inputs are provided on both shift and storage registers. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment. This device is fully specified for partial Power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. The shift register has a serial input (DS) and a serial output (Q7S) for cascading purposes.
Published: |