Download 74LVCH32373A Datasheet PDF
74LVCH32373A page 2
Page 2
74LVCH32373A page 3
Page 3

74LVCH32373A Description

The 74LVCH32373A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS patible TTL families. The inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, outputs can handle 5.

74LVCH32373A Key Features

  • 5 V tolerant inputs/outputs for interfacing with 5 V logic
  • Wide supply voltage range from 1.2 to 3.6 V
  • CMOS low power consumption
  • MULTIBYTE™ flow-trough standard pin-out architecture
  • Low inductance multiple power and ground pins for minimum noise and ground bounce
  • Direct interface with TTL levels
  • Bus hold on data inputs
  • Typical output ground bounce voltage: VOLP < 0.8 V at VCC = 3.3 V and Tamb = 25 °C
  • Typical output undershoot voltage: VOHV > 2 V at VCC = 3.3 V and Tamb = 25 °C
  • Power off disables outputs, permitting live insertion