900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




NXP Semiconductors Electronic Components Datasheet

JN5189 Datasheet

low power wireless MCU

No Preview Available !

JN5189
IEEE 802.15.4 low power wireless MCU
Rev. 1.1 — 22 February 2020
product data sheet
1. General description
The JN5189 and JN5189T (called JN5189 throughout this document) are ultra-low power,
high performance Arm® Cortex®-M4 based wireless microcontrollers supporting
ZigBee 3.0 networking stack to facilitate the development of Home Automation, Light Link
and Remote control applications.
The JN5189 includes a 2.4 GHz IEEE 802.15.4 compliant transceiver and a
comprehensive mix of analog and digital peripherals. Ultra-low current consumption in
both radio receive and transmit modes and also in the power down modes allow use of
coin cell batteries.
The product has 640 KB embedded Flash, 152 KB RAM memory. The embedded flash
can support Over The Air (OTA) code download of applications. The devices include
10-channel PWM, two timers, one RTC/alarm timer, a Windowed Watchdog Timer
(WWDT), two USARTs, two SPI interfaces, two I2C interfaces, a DMIC subsystem with
dual-channel PDM microphone interface with voice activity detector, one 12-bit ADC,
temperature sensor and comparator.
The JN5189T variant has an internal NFC tag and with connections to the external NFC
antenna.
The JN5188 variant has the same functionality as the JN5189 except for reduced memory
sizes of 320 KB embedded Flash, 88 KB RAM. The JN5188T variant has the functionality
of the JN5188 with the addition of an embedded NFC tag.
The Arm Cortex-M4 is a 32-bit core that offers system enhancements such as low power
consumption, enhanced debug features, and a high level support of the block integration.
The Arm Cortex-M4 CPU, operates at up to 48 MHz.
2. Features and benefits
2.1 Benefits
Very low current solution for long battery life
Single chip device to run stack and application
System BOM is low in component count and cost
Flexible sensor interfacing
Embedded NTAG on JN5189T and JN5188T devices
Package
6 6 mm HVQFN40, 0.5 mm pitch
Lead-free and RoHS compliant
Junction temperature range: 40 C to +125 C


NXP Semiconductors Electronic Components Datasheet

JN5189 Datasheet

low power wireless MCU

No Preview Available !

NXP Semiconductors
IEEE 802.15.4 low power wireless
JN5189
2.2 Radio features
2.4 GHz IEEE 802.15.4 2011 compliant
Receiver current 4.3 mA
IEEE 802.15.4 Receiver sensitivity 100 dBm
Improved co-existence with WiFi
Configurable transmit power up to +11 dBm, with 46 dB range
Transmit power / current +10 dBm / 20.28 mA
Transmit power / current +3 dBm / 9.44 mA
Transmit power / current 0 dBm / 7.36 mA
1.9 V to 3.6 V supply voltage
Antenna Diversity control
32 MHz XTAL cell with internal capacitors, able with suitable external XTAL to meet
the required accuracy for radio operation over the operating conditions
Integrated RF balun
Integrated ultra Low-power sleep oscillator
Deep Power-down current 350 nA (with wake-up from IO)
128-bit or 256-bit AES security processor
MAC accelerator with packet formatting, CRCs, address check, auto-acks, timers
2.3 Microcontroller features
Application CPU, Arm Cortex-M4 CPUs:
Arm Cortex-M4 processor, running at a frequency of up to 48 MHz.
Arm built-in Nested Vectored Interrupt Controller (NVIC)
Memory Protection Unit (MPU)
Non-maskable Interrupt (NMI) with a selection of sources
Serial Wire Debug (SWD) with 8 breakpoints and 4 watchpoints
System tick timer
Includes Serial Wire Output for enhanced debug capabilities.
On-Chip memory
640 KB flash (320 KB for JN5188)
152 KB SRAM (88 KB for JN5188)
12 MHz to 48 MHz system clock speed for low-power
2 x I2C-bus interface, operate as either master or slave
10 x PWM
2 x Low-power timers
2 x USART, one with flow control
2 x SPI-bus, master or slave
1 x PDM digital audio interface with a hardware based voice activity detector to reduce
power consumption in voice applications. Support for dual-channel microphone
interface, flexible decimators, 16 entry FIFOs and optional DC blocking.
19-channel DMA engine for efficient data transfer between peripherals and SRAM, or
SRAM to SRAM. DMA can operate with fixed or incrementing addresses. Operations
can be chained together to provide complex functionality with low CPU overhead.
JN5189
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1.1 — 22 February 2020
© NXP B.V. 2020. All rights reserved.
2 of 92


Part Number JN5189
Description low power wireless MCU
Maker NXP
PDF Download

JN5189 Datasheet PDF






Similar Datasheet

1 JN5189 low power wireless MCU
NXP





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy