Datasheet4U Logo Datasheet4U.com

LPC811 - 32-bit ARM Cortex-M0+ microcontroller

Download the LPC811 datasheet PDF. This datasheet also covers the LPC81xM variant, as both devices belong to the same 32-bit arm cortex-m0+ microcontroller family and are provided as variant models within a single manufacturer datasheet.

Description

The LPC81xM are an ARM Cortex-M0+ based, low-cost 32-bit MCU family operating at CPU frequencies of up to 30 MHz.

The LPC81xM support up to 16 kB of flash memory and 4 kB of SRAM.

Features

  • System:.
  • ARM Cortex-M0+ processor, running at frequencies of up to 30 MHz with single-cycle multiplier and fast single-cycle I/O port.
  • ARM Cortex-M0+ built-in Nested Vectored Interrupt Controller (NVIC).
  • System tick timer.
  • Serial Wire Debug (SWD) and JTAG boundary scan modes supported.
  • Micro Trace Buffer (MTB) supported.
  • Memory:.
  • Up to 16 kB on-chip flash programming memory with 64 Byte page write and erase.
  • Up to 4 kB SRAM.
  • ROM API suppo.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (LPC81xM_NXP.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LPC81xM 32-bit ARM® Cortex®-M0+ microcontroller; up to 16 kB flash and 4 kB SRAM Rev. 4.7 — 19 March 2021 Product data sheet 1. General description The LPC81xM are an ARM Cortex-M0+ based, low-cost 32-bit MCU family operating at CPU frequencies of up to 30 MHz. The LPC81xM support up to 16 kB of flash memory and 4 kB of SRAM. The peripheral complement of the LPC81xM includes a CRC engine, one I2C-bus interface, up to three USARTs, up to two SPI interfaces, one multi-rate timer, self wake-up timer, and state-configurable timer, one comparator, function-configurable I/O ports through a switch matrix, an input pattern match engine, and up to 18 general-purpose I/O pins. 2.
Published: |