900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




NXP Semiconductors Electronic Components Datasheet

P40C072 Datasheet

Secure smart card controller

No Preview Available !

SmartMX2 P40 family
P40C012/040/072
Secure smart card controller
Rev. 3.0 — 24 April 2015
262830
Product short data sheet
COMPANY PUBLIC
1. Introduction
1.1 Product overview
SmartMX2-P40 family is a secure microcontroller family designed and manufactured by
NXP Semiconductors. It is part of the SmartMX2-IC family produced in 90 nm CMOS
technology. SmartMX2-P40 is an ISO/IEC 7816 compliant contact secure microcontroller
platform, built around the proven and powerful MRK3-SC RISC core. The overall
architecture of P40 has been streamlined to meet the performance requirements of
payment and eGovernment contact smart card applications.
NXP‘s SmartMX2 P40 security architecture is built on more than 15 years of experience in
this area. The SmartMX2-P40 product family provides embedded firmware forming a
Hardware Abstraction Layer (HAL). The use of this HAL makes it easier to efficiently
develop embedded software for the device.
SmartMX2-P40 supports DES, AES, ECC, RSA cryptography, hash computation, and
random-number generation. For asymmetric RSA and ECC cryptography, a dedicated
coprocessor supports RSA key lengths up to 4096 bits and ECC key lengths up to
521 bits. Coprocessors for symmetric ciphers support DES (single DES, 2-key 3DES, and
3-key 3DES), plus AES cryptography with bit lengths of 128-bit, 192-bit, or 256-bit. The
memory configuration, which combines up to 265 KB User ROM, 6 KB RAM, up to 72 KB
EEPROM, handles static code and dynamic data separately, and enables fast code
execution from ROM.
The P40 family also provides a ready-to-use crypto library with highly efficient software
APIs for all cryptographic functions (RSA key length up to 2048 bits, ECC up to 384 bits).
Table 1. Feature table
Product
type
EEPROM
[KB]
User
ROM
[KB][1]
P40C012
13
up to 265
P40C040
40
up to 265
P40C072
72
up to 265
Total
RAM [B]
6144
6144
6144
RAM allocation Coprocessor
ISO/IEC 7816 Interface
CPU/PKCC
PKC DES AES IO pads
option
dynamic
dynamic
dynamic
yes yes yes
yes yes yes
yes yes yes
1
ISO 7816
1
1
[1] Refer to Section 14.3


NXP Semiconductors Electronic Components Datasheet

P40C072 Datasheet

Secure smart card controller

No Preview Available !

NXP Semiconductors
P40C012/040/072
Secure smart card controller
2. General description
2.1 General remarks
This document offers an introduction into the features and the architecture of the
SmartMX2 P40 products.
The product data sheet and other detailed documentation, e.g. for Card Operating System
(COS) development are available through NXP’s portal for secured documentation.
Access to such documents is granted on a need-to-know basis. Contact NXP sales for
registration and access.
2.2 Naming conventions
Table 2. Naming conventions
P40xeee
x
Interface and feature configuration identifier, as currently defined, e.g.:
x = C:
Asymmetric and symmetric cryptography implemented, ISO/IEC 7816
contact interface
eee
Indication of the Non-Volatile memory size in KB
eee = 012: 13 KB EEPROM implemented
eee = 040: 40 KB EEPROM implemented
eee = 072: 72 KB EEPROM implemented
2.3 Contact interfaces
Operating in accordance with ISO/IEC 7816, the SmartMX2 P40 contact interface is
supported by a built-in Universal Asynchronous Receiver/Transmitter (UART). P40 UART
enables data rates of up to 688 kbit/s allowing for the automatic generation of all typical
baud rates and supports transmission protocols T=0 and T=1.
2.4 Public Key Crypto (PKC) coprocessor
The PKCC is speeding up the computation of public-key cryptographic operations within
the P40C012/040/072.
The PKC coprocessor flexible interface provides programmers with the freedom to
implement their own cryptographic algorithms. A Common Criteria certified crypto library
from NXP providing a large range of required functions is available for all devices listed in
Table 4 in order to support customers in implementing public key-based solutions.
2.5 Coprocessor for DES and AES
The DES algorithm, widely used for symmetric encryption, is supported by a dedicated,
high performance, highly attack-resistant hardware coprocessor. Relevant standards
(ISO/IEC, ANSI, FIPS) are fully supported. A secure crypto library element for DES is
available.
The same coprocessor supports secure AES as well. The implementation is based on
FIPS197 as standardized by the National Institute for Standards and Technology (NIST),
for key lengths of 128-bit, 192-bit, and 256-bit with performance levels comparable to
P40C040_C072_SMX2_FAM_SDS
Product short data sheet
COMPANY PUBLIC
All information provided in this document is subject to legal disclaimers.
Rev. 3.0 — 24 April 2015
262830
© NXP Semiconductors N.V. 2015. All rights reserved.
2 of 15


Part Number P40C072
Description Secure smart card controller
Maker NXP
Total Page 3 Pages
PDF Download

P40C072 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 P40C072 Secure smart card controller
NXP





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy