PCK857 Overview
Zero delay buffer to distribute an SSTL differential clock input pair to 10 SSTL_2 differential output pairs. Outputs are slope controlled. External feedback pin for synchronization of the outputs to the input.
PCK857 Key Features
- Optimized for clock distribution in DDR (Double Data Rate)