PCK857
Description
Zero delay buffer to distribute an SSTL differential clock input pair to 10 SSTL_2 differential output pairs. Outputs are slope controlled.
Key Features
- Optimized for clock distribution in DDR (Double Data Rate) SDRAM applications
