Datasheet4U Logo Datasheet4U.com

74AHC2G32 - Dual 2-input OR gate

This page provides the datasheet information for the 74AHC2G32, a member of the 74AHCT2G32 Dual 2-input OR gate family.

Datasheet Summary

Description

The 74AHC2G32; 74AHCT2G32 is a high-speed Si-gate CMOS device.

The 74AHC2G32; 74AHCT2G32 provides two 2-input OR gates.

2.

Features

  • Symmetrical output impedance.
  • High noise immunity.
  • ESD protection:.
  • HBM JESD22-A114E exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • CDM JESD22-C101C exceeds 1000 V.
  • Low power dissipation.
  • Balanced propagation delays.
  • Multiple package options.
  • Specified from 40 C to +85 C and from 40 C to +125 C 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name 74AHC2G32DP 40 C to +125 C TSSOP8 74AHC.

📥 Download Datasheet

Datasheet preview – 74AHC2G32

Datasheet Details

Part number 74AHC2G32
Manufacturer NXP Semiconductors
File Size 119.96 KB
Description Dual 2-input OR gate
Datasheet download datasheet 74AHC2G32 Datasheet
Additional preview pages of the 74AHC2G32 datasheet.
Other Datasheets by NXP Semiconductors

Full PDF Text Transcription

Click to expand full text
74AHC2G32; 74AHCT2G32 Dual 2-input OR gate Rev. 3 — 14 May 2013 Product data sheet 1. General description The 74AHC2G32; 74AHCT2G32 is a high-speed Si-gate CMOS device. The 74AHC2G32; 74AHCT2G32 provides two 2-input OR gates. 2. Features and benefits  Symmetrical output impedance  High noise immunity  ESD protection:  HBM JESD22-A114E exceeds 2000 V  MM JESD22-A115-A exceeds 200 V  CDM JESD22-C101C exceeds 1000 V  Low power dissipation  Balanced propagation delays  Multiple package options  Specified from 40 C to +85 C and from 40 C to +125 C 3. Ordering information Table 1.
Published: |