Datasheet4U Logo Datasheet4U.com

N16T1618C2A - 16M Yltra Low Power CMOS PSRAM

This page provides the datasheet information for the N16T1618C2A, a member of the N16T1618A1A 16M Yltra Low Power CMOS PSRAM family.

Datasheet Summary

Description

3 A0 A3 A5 A17 2 OE UB I/O10 4 A1 A4 A6 A7 A16 A15 A13 A10 5 A2 CE1 I/O1 I/O3 I/O4 I/O5 WE A11 6 CE2/ ZZ I/O0 I/O2 VCC VSS I/O6 I/O7 NC Pin Name A0-A19 WE CE1 CE2 ZZ OE LB UB I/O0-I/O15 VCC VSS VCCQ VSSQ DNU Pin Function Address Inputs Write Enable Input Chip Enable Input Chip Enable Input (o

Features

  • Dual voltage for Optimum Performance VCCQ and VSSQ for separate I/O power rails Vcc - 1.65V to 2.2 V Vccq - 1.65V to 3.6V.
  • Fast Cycle Times TACC < 85 nS.
  • Very low standby current ISB < 40µA @ 1.8V.
  • Very low operating current Icc < 25mA.
  • Memory expansion with CE and OE.
  • Automatic power down mode.
  • 48-Pin VFBGA, Wafers Available Product Family Part Number N16T1618C2AZ N16T1618D1AZ N16T1618A1AZ Feature 2 CE Deep Sleep Disabled Deep Sl.

📥 Download Datasheet

Datasheet preview – N16T1618C2A

Datasheet Details

Part number N16T1618C2A
Manufacturer NanoAmp Solutions
File Size 392.13 KB
Description 16M Yltra Low Power CMOS PSRAM
Datasheet download datasheet N16T1618C2A Datasheet
Additional preview pages of the N16T1618C2A datasheet.

📁 Similar Datasheet

Other Datasheets by NanoAmp Solutions
  • N16T1618A1A - 16M Yltra Low Power CMOS PSRAM
  • N16T1618D1A - 16M Yltra Low Power CMOS PSRAM
  • N16T1630C2B - 16Mb Ultra-Low Power Asynchronous CMOS SRAM
  • N16D1618LPA - 512K X 16 Bits X 2 Banks Low Power Synchronous DRAM
  • N16D1633LPA - 512K X 16 Bits X 2 Banks Low Power Synchronous DRAM
  • N16L163WC2C - 16Mb Ultra-Low Power Asynchronous CMOS SRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com NanoAmp Solutions, Inc. 1982 Zanker Road, San Jose, CA 95112 ph: 408-573-8878, FAX: 408-573-8877 www.nanoamp.com N16T1618C2(D1/A1)A Advance Information 16Mb Ultra-Low Power Asynchronous CMOS PSRAM 1M x 16 bit Overview The N16T1618C2(D1/A1)A is an integrated memory device containing a 16 Mbit Pseudo Static Random Access Memory using a self-refresh DRAM array organized as 1,048,576 words by 16 bits. It is designed to be compatible in operation and interface to standard 6T SRAMS. The device is designed for low standby and operating current and includes a power-down feature to automatically enter standby mode. The device is available in a 2 CE (chip enable) version and two ZZ (deep sleep) versions.
Published: |