NT5CB128M8DN sdram equivalent, 1gb ddr3 sdram.
and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential c.
* The timing specification of high speed bin is backward compatible with low speed bin
* 8 Internal memory banks.
Image gallery
Download