Datasheet4U Logo Datasheet4U.com

74F652 - Transceivers/Registers

Description

These devices consist of bus transceiver circuits with D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logi

Features

  • Y Y Y Y Independent registers for A and B buses Multiplexed real-time and stored data Choice of non-inverting and inverting data paths ’F651 inverting ’F652 non-inverting Guaranteed 4000V minimum ESD protection Commercial 74F651SPC Military Package Number N24C Package.

📥 Download Datasheet

Datasheet preview – 74F652

Datasheet Details

Part number 74F652
Manufacturer National
File Size 188.35 KB
Description Transceivers/Registers
Datasheet download datasheet 74F652 Datasheet
Additional preview pages of the 74F652 datasheet.

📁 Similar Datasheet

  • 74F652 - Transceivers/Registers (Fairchild)
  • 74F652A - Transceivers/registers (Philips)
  • 74F651 - Transceivers/Registers (Fairchild)
  • 74F651A - Transceivers/registers (Philips)
  • 74F655A - Octal buffer/driver (Philips)
  • 74F656A - Octal buffer/driver (Philips)
  • 74F657 - Octal Bidirectional Transceiver (National Semiconductor)
  • 74F657 - Octal Transceiver (Philips)
  • 74F657 - Octal Bidirectional Transceiver (Fairchild)
  • 74F657 - Octal Transceiver (Texas Instruments)
Other Datasheets by National
  • 74F651 - Transceivers/Registers
  • 74F64 - 4-2-3-2-Input AND-OR-Invert Gate
  • 74F646 - Octal Transceiver Register
  • 74F646B - Octal Transceiver Register
  • 74F648 - Octal Transceiver/Register
  • 74F181 - 4-Bit Arithmetic Logic
  • 74F182 - Carry Lookahead Generator
  • 74F189 - 64-Bit RAM

Full PDF Text Transcription

Click to expand full text
54F 74F651  54F 74F652 Transceivers Registers December 1994 54F 74F651  54F 74F652 Transceivers Registers General Description These devices consist of bus transceiver circuits with D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level Output Enable pins (OEAB OEBA) are provided to control the transceiver function Features Y Y Y Y Independent registers for A and B buses Multiplexed real-time and stored data Choice of non-inverting and inverting data paths ’F651 inverting ’F652 non-inverting Guaranteed 4000V minimum ESD protection Commercial 74F651SPC Military Package Number N24C Packa
Published: |