This priority encoder utilizes advanced silicon-gate CMOS technology It has the high noise immunity and low power consumption typical of CMOS circuits as well as the speeds and output drive similar to LB-TTL
This priority encoder accepts 8 input request lines 0
7 and outputs 3 lines A0
Key Features
Y Typical propagation delay 13 ns Y Wide supply voltage range 2V.
6V
Connection Diagram
Dual-In-Line Package
Truth Table
Order Number MM54HC148 or MM74HC148
TL F 9390.
1
Inputs
Outputs
EI 0 1 2 3 4 5 6 7 A2 A1 A0 GS EO.
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
54148. For precise diagrams, and layout, please refer to the original PDF.
MM54HC148 MM74HC148 8-3 Line Priority Encoder February 1988 MM54HC148 MM74HC148 8-3 Line Priority Encoder General Description This priority encoder utilizes advanced sili...
View more extracted text
coder General Description This priority encoder utilizes advanced silicon-gate CMOS technology It has the high noise immunity and low power consumption typical of CMOS circuits as well as the speeds and output drive similar to LB-TTL This priority encoder accepts 8 input request lines 0– 7 and outputs 3 lines A0–A2 The priority encoding ensures that only the highest order data line is encoded Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry All data inputs and outputs are active at the low logic level All inputs are protected from
54148 Datasheet
