Download 54F174 Datasheet PDF
54F174 page 2
Page 2
54F174 page 3
Page 3

54F174 Key Features

  • D5 CP MR Q0

54F174 Description

The ’F174 is a high-speed hex D flip-flop The device is used primarily as a 6-bit edge-triggered storage register The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition The device has a Master Reset to simultaneously clear all flip-flops.

54F174 Applications

  • 4 Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays