Datasheet4U Logo Datasheet4U.com

54LS114 - Dual JK Flip-Flop

Description

The ’LS114

Features

  • individual J K and set inputs and common clock and common clear inputs When the clock goes HIGH the inputs are enabled and data will be accepted The logic level of the J and K inputs may be allowed to change when the Clock Pulse is HIGH and the bistable will perform according to the truth table as long as the minimum setup times are observed Input data is transferred to the outputs on the negative-going edge of the clock pulse Connection Diagram Dual-In-Line Package Logic Symbol TL F 10176.

📥 Download Datasheet

Datasheet preview – 54LS114

📁 Similar Datasheet

  • 54LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
  • 54LS122 - RETRIGGERABLE MONOSTABLE MULTIVIBRATORS (Texas Instruments)
  • 54LS122 - RETRIGGERABLE MONOSTABLE MULTIVIBRATORS (Motorola)
  • 54LS123 - RETRIGGERABLE MONOSTABLE MULTIVIBRATORS (Motorola)
  • 54LS123 - RETRIGGERABLE MONOSTABLE MULTIVIBRATORS (Texas Instruments)
  • 54LS125A - QUADRUPLE BUS BUFFERS (Texas Instruments)
  • 54LS126A - QUADRUPLE BUS BUFFERS (Texas Instruments)
  • 54LS128 - LSTTL type four 2-input NOR line driver (TW)
  • 54LS138 - 1-OF-8 DECODER/DEMULTIPLEXER (Motorola)
  • 54LS14 - Hex Schmitt-Trigger Inverters (Texas Instruments)
Other Datasheets by National Semiconductor
  • 54LS11 - Triple 3-Input AND Gates
  • 54LS10 - Triple 3-Input NAND Gates
  • 54LS109 - Dual Positive-Edge-Triggered J-K Flip-Flops
  • 54LS13 - DUAL 4-INPUT SCHMITT TRIGGER
  • 54LS133 - 13-INPUT NAND GATE
  • 54LS136 - QUAD 2-INPUT EXCLUSIVE-OR GATE
  • 54LS138 - (54LS138 / 54LS139) Decoders/Demultiplexers
  • 54LS139 - (54LS138 / 54LS139) Decoders/Demultiplexers

Full PDF Text Transcription

Click to expand full text
54LS114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears June 1989 54LS114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The ’LS114 features individual J K and set inputs and common clock and common clear inputs When the clock goes HIGH the inputs are enabled and data will be accepted The logic level of the J and K inputs may be allowed to change when the Clock Pulse is HIGH and the bistable will perform according to the truth table as long as the minimum setup times are observed Input data is transferred to the outputs on the negative-going edge of the clock pulse Connection Diagram Dual-In-Line Package Logic Symbol TL F 10176 – 1 Order Number 54LS114DMQB 54LS114FMQB or 54LS114LMQB See NS Package Number E20A J14A
Published: |