Datasheet4U Logo Datasheet4U.com

74ACQ377 - Quiet Series Octal D Flip-Flop

This page provides the datasheet information for the 74ACQ377, a member of the 74ACTQ377 Quiet Series Octal D Flip-Flop family.

Datasheet Summary

Description

The ’ACQ ’ACTQ377 has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is low The register is fully edge-triggered The state of each D input one set-up time before the LOW-to-

Features

  • GTOTM output control and undershoot corrector in addition to a split ground bus for superior performance Features Y ICC reduced by 50% Y Guarante.

📥 Download Datasheet

Datasheet preview – 74ACQ377

Datasheet Details

Part number 74ACQ377
Manufacturer National Semiconductor
File Size 127.21 KB
Description Quiet Series Octal D Flip-Flop
Datasheet download datasheet 74ACQ377 Datasheet
Additional preview pages of the 74ACQ377 datasheet.
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
74ACQ377  54ACTQ 74ACTQ377 Quiet Series Octal D Flip-Flop with Clock Enable March 1993 74ACQ377  54ACTQ 74ACTQ377 Quiet Series Octal D Flip-Flop with Clock Enable General Description The ’ACQ ’ACTQ377 has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is low The register is fully edge-triggered The state of each D input one set-up time before the LOW-to-HIGH clock transition is transferred to the corresponding flip-flop’s Q output The CE input must be stable only one set-up time prior to the LOW-to-HIGH clock transition for predictable operation The ’ACQ ’ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic thresho
Published: |