Datasheet4U Logo Datasheet4U.com

74ACQ377 - Quiet Series Octal D Flip-Flop

Download the 74ACQ377 datasheet PDF. This datasheet also covers the 74ACTQ377 variant, as both devices belong to the same quiet series octal d flip-flop family and are provided as variant models within a single manufacturer datasheet.

General Description

The ’ACQ ’ACTQ377 has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is low The register is fully edge-triggered The state of each D input one set-up time before the LOW-to-

Key Features

  • GTOTM output control and undershoot corrector in addition to a split ground bus for superior performance Features Y ICC reduced by 50% Y Guarante.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74ACTQ377-NationalSemiconductor.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74ACQ377  54ACTQ 74ACTQ377 Quiet Series Octal D Flip-Flop with Clock Enable March 1993 74ACQ377  54ACTQ 74ACTQ377 Quiet Series Octal D Flip-Flop with Clock Enable General Description The ’ACQ ’ACTQ377 has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is low The register is fully edge-triggered The state of each D input one set-up time before the LOW-to-HIGH clock transition is transferred to the corresponding flip-flop’s Q output The CE input must be stable only one set-up time prior to the LOW-to-HIGH clock transition for predictable operation The ’ACQ ’ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic thresho