Datasheet4U Logo Datasheet4U.com

74ACTQ377 - Quiet Series Octal D Flip-Flop

General Description

The ’ACQ ’ACTQ377 has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is low The register is fully edge-triggered The state of each D input one set-up time before the LOW-to-

Key Features

  • GTOTM output control and undershoot corrector in addition to a split ground bus for superior performance Features Y ICC reduced by 50% Y Guarante.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ACTQ373 Quiet Series Octal Transparent Latch Fairchild Semiconductor
74ACTQ374 Quiet Series Octal D-Type Flip-Flop Fairchild Semiconductor
74ACTQ32 Quiet Series Quad 2-Input OR Gate Fairchild Semiconductor
74ACTQ00 Quiet Series Quad 2-Input NAND Gate Fairchild Semiconductor
74ACTQ02 Quad 2-Input NOR Gate Fairchild Semiconductor

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
74ACTQ02 Quad 2-Input NOR Gate
74ACTQ08 Quiet Series Quad 2-Input AND Gate
74ACTQ10 Quiet Series Triple 3-Input NAND Gate
74ACTQ14 Quiet Series Hex Inverter
74ACTQ16244 16-Bit Buffer/Line Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74ACQ377  54ACTQ 74ACTQ377 Quiet Series Octal D Flip-Flop with Clock Enable March 1993 74ACQ377  54ACTQ 74ACTQ377 Quiet Series Octal D Flip-Flop with Clock Enable General Description The ’ACQ ’ACTQ377 has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is low The register is fully edge-triggered The state of each D input one set-up time before the LOW-to-HIGH clock transition is transferred to the corresponding flip-flop’s Q output The CE input must be stable only one set-up time prior to the LOW-to-HIGH clock transition for predictable operation The ’ACQ ’ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic thresho