hex/quad d flip-flops.
Y Y Y Y Y
Y Y Y
LS174 contains six flip-flops with single-rail outputs LS175 contains four flip-flops with double-rail outputs Buffered clock and direct clear inputs In.
include Buffer storage registers Shift registers Pattern generators Typical clock frequency 40 MHz Typical power dissipa.
These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) versions feature complementary outputs from each flip-flop Information at the D inputs meeting the set.
Image gallery
TAGS
Download (Size : 174.66KB)