Datasheet4U Logo Datasheet4U.com

CD4023C - Triple 3-Input NAND(NOR) Gate

Description

These triple gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors All inputs are protected against static discharge with diodes to VDD and VSS

Features

  • Y Y Y Y Wide supply voltage range High noise immunity 5V.
  • 10V parametric ratings Low power 3 0V to 15V 0 45 VDD (typ ) Connection Diagrams Dual-In-Line Packages CD4023M CD4023C CD4025M CD4025C TL F 5955.
  • 1 TL F 5955.
  • 2 Top View Order Number CD4023 or CD4025 Top View C1995 National Semiconductor Corporation TL F 5955 RRD-B30M105 Printed in U S A Absolute Maximum Ratings (Note 1) If Military Aerospace specified devices are required please contact the National.

📥 Download Datasheet

📁 Similar Datasheet

  • CD4023A - CMOS NAND Gates (Texas Instruments)
  • CD4023A - CMOS NAND Gates (RCA)
  • CD4023B - CMOS NAND Gates (RCA)
  • CD4023B - CMOS NAND Gates (Texas Instruments)
  • CD4023BE - CMOS NAND Gates (Texas Instruments)
  • CD4023BF3A - CMOS NAND Gates (Texas Instruments)
  • CD4023BM - CMOS NAND Gates (Texas Instruments)
  • CD4023BMS - CMOS NAND Gates (Intersil Corporation)
  • CD4023UB - CMOS NAND Gates (RCA)
  • CD40208B - CMOS 4 x 4 Multiport Register (RCA)
Other Datasheets by National Semiconductor
  • CD4023BC - Buffered Triple 3-Input NAND/NOR Gate
  • CD4023BM - Buffered Triple 3-Input NAND/NOR Gate
  • CD4023M - Triple 3-Input NAND(NOR) Gate
  • CD4020BC - 14-Stage/ 12-Stage Ripple Carry Binary Counters
  • CD4020BM - 14-Stage/ 12-Stage Ripple Carry Binary Counters
  • CD4022BC - Divide-by-8 Counter/Divider
  • CD4022BM - Divide-by-8 Counter/Divider
  • CD4024BC - 7-Stage Ripple Carry Binary Counter

Full PDF Text Transcription

Click to expand full text
CD4023M CD4023C Triple 3-Input NAND Gate CD4025M CD4025C Triple 3-Input NOR Gate February 1988 CD4023M CD4023C Triple 3-Input NAND Gate CD4025M CD4025C Triple 3-Input NOR Gate General Description These triple gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors All inputs are protected against static discharge with diodes to VDD and VSS Features Y Y Y Y Wide supply voltage range High noise immunity 5V – 10V parametric ratings Low power 3 0V to 15V 0 45 VDD (typ ) Connection Diagrams Dual-In-Line Packages CD4023M CD4023C CD4025M CD4025C TL F 5955 – 1 TL F 5955 – 2 Top View Order Number CD4023 or CD4025 Top View C1995 National Semiconductor Corporation TL F 5955 RRD-B30M105 Printed in U S A Absolute Max
Published: |