Datasheet4U Logo Datasheet4U.com

CD4044BC - Quad TRI-STATE NOR(NAND) R/S Latches

General Description

CD4043BM CD4043BC are quad cross-couple TRI-STATE CMOS NOR latches and CD4044BM CD4044BC are quad cross-couple TRI-STATE CMOS NAND latches Each latch has a separate Q output and individual SET and RESET inputs There is a common TRI-STATE ENABLE input for all four latches A logic ‘‘1’’ on the ENABLE

Key Features

  • Y Y Y Y Y Y Wide supply voltage range 3V to 15V Low power 100 nW (typ ) High noise immunity 0 45 VDD (typ ) Separate SET and RESET inputs for each latch NOR and NAND configuration TRI-STATE output with common output enable.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD4044BC Quad 3-STATE NAND R/S Latches Fairchild Semiconductor
CD4044B CMOS QUAD 3-STATE R/S LATCHES RCA
CD4044B CMOS QUAD 3-STATE R/S LATCHES Texas Instruments
CD4044BE CMOS QUAD 3-STATE R/S LATCHES Texas Instruments
CD4044BF CMOS QUAD 3-STATE R/S LATCHES Texas Instruments

Other Datasheets by National Semiconductor (Texas Instruments)

Part Number Description
CD4044BM Quad TRI-STATE NOR(NAND) R/S Latches
CD4040BC 14-Stage/ 12-Stage Ripple Carry Binary Counters
CD4040BM 14-Stage/ 12-Stage Ripple Carry Binary Counters
CD4041UB Quad True/Complement Buffer
CD4041UBC Quad True/Complement Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4043BM CD4043BC Quad TRI-STATE NOR R S Latches CD4044BM CD4044BC Quad TRI-STATE NAND R S Latches February 1988 CD4043BM CD4043BC Quad TRI-STATE NOR R S Latches CD4044BM CD4044BC Quad TRI-STATE NAND R S Latches General Description CD4043BM CD4043BC are quad cross-couple TRI-STATE CMOS NOR latches and CD4044BM CD4044BC are quad cross-couple TRI-STATE CMOS NAND latches Each latch has a separate Q output and individual SET and RESET inputs There is a common TRI-STATE ENABLE input for all four latches A logic ‘‘1’’ on the ENABLE input connects the latch states to the Q outputs A logic ‘‘0’’ on the ENABLE input disconnects the latch states from the Q outputs resulting in an open circuit condition on the Q output The TRI-STATE feature allows common bussing of the outputs Features Y Y Y Y Y Y