Datasheet4U Logo Datasheet4U.com

DM7406 - Hex Inverting Buffers

This page provides the datasheet information for the DM7406, a member of the DM7406M Hex Inverting Buffers family.

Description

This device contains six independent buffers each of which performs the logic INVERT function The open-collector outputs require external pull-up resistors for proper logical operation Pull-Up Resistor Equations RMAX e VO (Min) b VOH N1 (IOH) a N2 (IIH) RMIN e VO (Max) b VOL IOL b N3 (IIL) W

📥 Download Datasheet

Datasheet preview – DM7406

📁 Similar Datasheet

  • DM7406 - Hex Inverting Buffers with High Voltage Open-Collector Outputs (Fairchild Semiconductor)
  • DM7400 - Quad 2-Input NAND Gates (Fairchild Semiconductor)
  • DM7402 - Quad 2-Input NOR Gates (Fairchild Semiconductor)
  • DM7403 - Quad 2-Input NAND Gates with Open-Collector Outputs (Fairchild Semiconductor)
  • DM7404 - Hex Inverting Gates (Fairchild Semiconductor)
  • DM7405 - Hex Inverters (Fairchild Semiconductor)
  • DM7407 - Hex Buffers (Fairchild Semiconductor)
  • DM7408 - Quad 2-Input AND Gates (Fairchild Semiconductor)
  • DM74121 - Monostable multivibrator (Fairchild Semiconductor)
  • DM74121N - Monostable multivibrator (Fairchild Semiconductor)
Other Datasheets by National Semiconductor
  • DM7400 - Quad 2-Input NAND Gates
  • DM7401 - Quad 2-Input NAND Gates with Open-Collector Outputs
  • DM7402 - Quad 2-Input NOR Gates
  • DM7404 - Hex Inverting Gates
  • DM7405 - (DM5405 / DM7405) Hex Inverters
  • DM7407 - Hex Buffers
  • DM7408 - Quad 2-Input AND Gates
  • DM7409 - Quad 2-Input AND Gates

Full PDF Text Transcription

Click to expand full text
DM5406 DM7406 Hex Inverting Buffers with High Voltage Open-Collector Outputs June 1989 DM5406 DM7406 Hex Inverting Buffers with High Voltage Open-Collector Outputs General Description This device contains six independent buffers each of which performs the logic INVERT function The open-collector outputs require external pull-up resistors for proper logical operation Pull-Up Resistor Equations RMAX e VO (Min) b VOH N1 (IOH) a N2 (IIH) RMIN e VO (Max) b VOL IOL b N3 (IIL) Where N1 (IOH) e total maximum output high current for all outputs tied to pull-up resistor N2 (IIH) e total maximum input high current for all inputs tied to pull-up resistor N3 (IIL) e total maximum input low current for all inputs tied to pull-up resistor Connection Diagram Dual-In-Line Package Order Numb
Published: |