Datasheet4U Logo Datasheet4U.com

DP8459 Datasheet - National Semiconductor

All-Code Data Synchronizer

DP8459 Features

* n n n n n n n n n n n Fully integrated dual-gain PLL Zero phase start lock sequence 250 Kbit/sec

* 25 Mbit/sec data rate range Frequency lock capability (optional) for all standard recording codes Digital window strobe control, 5-bit resolution Two-port PLL filter network PLL free-run (Coast) c

DP8459 General Description

The DP8459 Data Synchronizer is an integrated phase locked loop circuit which has been designed for application in magnetic hard disk, flexible (floppy) disk, optical disk, and tape drive memory systems for data re-synchronization and clock recovery with any standard recording code, operating to 25 Mb.

DP8459 Datasheet (403.77 KB)

Preview of DP8459 PDF

Datasheet Details

Part number:

DP8459

Manufacturer:

National Semiconductor

File Size:

403.77 KB

Description:

All-code data synchronizer.

📁 Related Datasheet

DP8402A Error Detection and Correction Circuits (National Semiconductor)

DP8403 Error Detection and Correction Circuits (National Semiconductor)

DP8404 Error Detection and Correction Circuits (National Semiconductor)

DP8405 Error Detection and Correction Circuits (National Semiconductor)

DP8406 32-Bit Parallel Error Detection and Correction Circuit (National Semiconductor)

DP8417 (DP8417 - DP8419) 64k / 256k Dynamic RAM Controller/Drivers (National Semiconductor)

DP8418 (DP8417 - DP8419) 64k / 256k Dynamic RAM Controller/Drivers (National Semiconductor)

DP8419 (DP8417 - DP8419) 64k / 256k Dynamic RAM Controller/Drivers (National Semiconductor)

DP8420A (DP8420A - DP8422A) microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers (National Semiconductor)

DP8420V microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers (National Semiconductor)

TAGS

DP8459 All-Code Data Synchronizer National Semiconductor

Image Gallery

DP8459 Datasheet Preview Page 2 DP8459 Datasheet Preview Page 3

DP8459 Distributor