DP8481 latch equivalent, ttl to 10k ecl level translator with latch.
Y Y Y Y Y
16-pin flat-pack or DIP ECL control inputs CS provided for wire ORing of output bus 10k ECL I O compatible 3 0 ns typical propagation delay
Logic and Connecti.
This circuit translates TTL input levels to ECL output levels and provides a fall-through latch The outputs are gated with CS providing for wire ORing of outputs The strobe and chip select inputs operate at ECL levels
Features
Y Y Y Y Y
16-pin flat.
Image gallery
TAGS
Download (Size : 110.37KB)