Datasheet4U Logo Datasheet4U.com

DS90CF584 - LVDS 24-Bit Color Flat Panel Display (FPD) Link 65 MHz

Download the DS90CF584 datasheet PDF. This datasheet also covers the DS90CF583 variant, as both devices belong to the same lvds 24-bit color flat panel display (fpd) link 65 mhz family and are provided as variant models within a single manufacturer datasheet.

General Description

The DS90CF583 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams.

A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (DS90CF583_NationalSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
DS90CF563 LVDS Texas Instruments
DS90CF564 LVDS Texas Instruments
DS90CF363B +3.3V Programmable LVDS Transmitter Texas Instruments
DS90CF364 +3.3V Programmable LVDS Transmitter Texas Instruments
DS90CF364A +3.3V LVDS Receiver Texas Instruments

Other Datasheets by National Semiconductor (Texas Instruments)

Part Number Description
DS90CF581 LVDS Transmitter 24-Bit Color Flat Panel Display Link
DS90CF583 LVDS 24-Bit Color Flat Panel Display Link
DS90CF561 LVDS 18-Bit Color Flat Panel Display Link
DS90CF562 LVDS 18-Bit Color Flat Panel Display Link
DS90CF563 LVDS 18-Bit Color Flat Panel Display Link

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS90CF583/DS90CF584 LVDS 24-Bit Color Flat Panel Display (FPD) Link— 65 MHz November 1996 DS90CF583/DS90CF584 LVDS 24-Bit Color Flat Panel Display (FPD) Link— 65 MHz General Description The DS90CF583 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. The DS90CF584 receiver converts the LVDS data streams back into 28 bits of CMOS/TTL data. At a transmit clock frequency of 65 MHz, 24 bits of RGB data and 4 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY, CONTROL) are transmitted at a rate of 455 Mbps per LVDS data channel.