Datasheet4U Logo Datasheet4U.com

NCS8801 - RGB/LVDS-to-eDP Converter

General Description

NCS8801 is an ultra-low-power RGB/LVDS-to-DisplayPort/eDP converter, which is designed for mobile devices including smartphones, tablets, laptops, etc.

to support high-definition DP/eDP displays.

1536) and ab

Key Features

  • Embedded-DisplayPort (eDP) Output 2-lane/4-lane eDP @ 1.62/2.7Gbps per lane FHD to WQXGA (2560.
  • 1600) supported Up to 6dB pre-emphasis RGB Input 18/24bit RGB Interface Pixel clock up to 270MHz SDR/DDR supported Pin order reversal supported LVDS Input Dual-channel 6/8bit LVDS (Sync) interface 400Mbps to 1Gbps per data pair Built-in termination Channel and polarity swap supported Reference Clock Any freq. between 19MHz and 100MHz Crystal or single-ended clock input Built-in 5000ppm SSC generat.

📥 Download Datasheet

Datasheet Details

Part number NCS8801
Manufacturer NewCoSemi
File Size 1.29 MB
Description RGB/LVDS-to-eDP Converter
Datasheet download datasheet NCS8801 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NCS8353 Stereo 20W/Ch Class-D Audio Power Amplifier ON Semiconductor
NCS1002 Constant Voltage/Constant Current Secondary-Side Controller ON Semiconductor
NCS1002A Constant Voltage/Constant Current Secondary-Side Controller ON Semiconductor
NCS12802 12-Channel I2C Programmable Gamma Voltage Reference Generator ON Semiconductor
NCS12D1205C DC/DC Converters Murata

Other Datasheets by NewCoSemi

Part Number Description

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NewCoSemi NCS8801 Datasheet RGB/LVDS-to-eDP Converter 1 Features Embedded-DisplayPort (eDP) Output 2-lane/4-lane eDP @ 1.62/2.7Gbps per lane FHD to WQXGA (2560*1600) supported Up to 6dB pre-emphasis RGB Input 18/24bit RGB Interface Pixel clock up to 270MHz SDR/DDR supported Pin order reversal supported LVDS Input Dual-channel 6/8bit LVDS (Sync) interface 400Mbps to 1Gbps per data pair Built-in termination Channel and polarity swap supported Reference Clock Any freq. between 19MHz and 100MHz Crystal or single-ended clock input Built-in 5000ppm SSC generator Misc I2C/SPI for chip configuration Built-in eDP handshake protocol I2C-AUX channel for TCON/DPCD/EDID control Built-in video test pattern Power 1.2V core supply 2.5V or 3.3V IO supply RGB IO can go down to 1.