Datasheet4U Logo Datasheet4U.com

FAN3268-F085 - 2A Low-Voltage PMOS-NMOS Bridge Driver

General Description

The FAN3268 dual 2 A gate driver is optimized to drive a high side P channel MOSFET and a low side N

channel MOSFET in motor control applications operating from a voltage rail up to 18 V.

Key Features

  • 4.5 V to 18 V Operating Range.
  • Drives High.
  • Side PMOS and Low.
  • Side NMOS in Motor Control or Buck Step.
  • Down.

📥 Download Datasheet

Datasheet Details

Part number FAN3268-F085
Manufacturer onsemi
File Size 1.04 MB
Description 2A Low-Voltage PMOS-NMOS Bridge Driver
Datasheet download datasheet FAN3268-F085 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
FAN3268 2A Low-Voltage PMOS-NMOS Bridge Driver Fairchild Semiconductor
FAN3223 Low-Side Gate Drivers Fairchild Semiconductor
FAN3224 Low-Side Gate Drivers Fairchild Semiconductor
FAN3225 Low-Side Gate Drivers Fairchild Semiconductor
FAN3226 Low-Side Gate Drivers Fairchild Semiconductor

Other Datasheets by onsemi

Part Number Description
FAN3268 2A Low-Voltage PMOS-NMOS Bridge Driver
FAN3213 Low-Side Gate Drivers
FAN3214 Low-Side Gate Drivers
FAN3216 Low-Side Gate Drivers
FAN3217 Low-Side Gate Drivers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
2 A Low-Voltage PMOS-NMOS Bridge Driver FAN3268-F085 Description The FAN3268 dual 2 A gate driver is optimized to drive a high−side P−channel MOSFET and a low−side N−channel MOSFET in motor control applications operating from a voltage rail up to 18 V. The driver has TTL input thresholds and provides buffer and level translation functions from logic inputs. Internal circuitry provides an under−voltage lockout function that prevents the output switching devices from operating if the VDD supply voltage is below the operating level. Internal 100 kW resistors bias the non−inverting output low and the inverting output to VDD to keep the external MOSFETs off during startup intervals when logic control signals may not be present.