Datasheet4U Logo Datasheet4U.com

FS6377 - Programmable 3-PLL Clock Generator

Description

cost and component count in a variety of electronic systems.

programmable phase locked loops (PLLs) feeding four programmable muxes and post dividers provide a high degree of flexibility.

Features

  • w Three On.
  • Chip PLLs with Programmable Reference and Feedback Dividers w Four Independently Programmable Muxes and Post Dividers w I2C.
  • Bus Serial Interface w Programmable Power.
  • Down of All PLLs and Output Clock Drivers w One PLL and Two Mux/Post.
  • Divider Combinations can be Modified by SEL_CD Input w Tristate Outputs for Board Testing w 5 V to 3.3 V Operation w Accepts 5 MHz to 27 MHz Crystal Resonators w Commercial and Industrial Temperature Ranges Offered w These.

📥 Download Datasheet

Datasheet Details

Part number FS6377
Manufacturer onsemi
File Size 868.24 KB
Description Programmable 3-PLL Clock Generator
Datasheet download datasheet FS6377 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
FS6370-01 EEPROM Programmable 3-PLL Clock Generator AMI
FS6322-08 THREE PLL CLOCK GENERATOR ETC
FS6330 LAN HUB CLOCK GENERATOR ETC
FS6330-01 LAN HUB CLOCK GENERATOR ETC
FS600R07A2E3 IGBT Module Infineon

Other Datasheets by onsemi

Part Number Description
FS6377-01 Programmable 3-PLL Clock Generator
FS6377-01g Programmable 3-PLL Clock Generator
FS6131 Programmable Line Lock Clock Generator

Full PDF Text Transcription

Click to expand full text
DATA SHEET www.onsemi.com Programmable 3-PLL Clock Generator IC FS6377 General Description The FS6377 is a CMOS clock generator IC designed to minimize cost and component count in a variety of electronic systems. Three I2C−programmable phase locked loops (PLLs) feeding four programmable muxes and post dividers provide a high degree of flexibility. Features w Three On−Chip PLLs with Programmable Reference and Feedback Dividers w Four Independently Programmable Muxes and Post Dividers w I2C−Bus Serial Interface w Programmable Power−Down of All PLLs and Output Clock Drivers w One PLL and Two Mux/Post−Divider Combinations can be Modified by SEL_CD Input w Tristate Outputs for Board Testing w 5 V to 3.
Published: |