FSA642 - High-Speed MIPI Switch

onsemi

General Description

The FSA642 is a bi-directional, low -pow er, high-speed analog sw itch.

The pin out is designed to ease differential signal layout and is configured as a triplepole, double-throw sw itch (TPDT).

Key Features

Low On Capacitance: 7.0 pF Typical.
Low On Resistance: 7.0 Ω Typical.
Wide -3db Bandw idth: 1 GHz Typical.
24-Lead UMLP (2.5 x 3.4 mm) Package.
8 kV ESD Rating; >16 kV Pow er/GND ESD Rating.

📥 Download Datasheet

FSA642 high-speed mipi switch by onsemi - Datasheet Preview

Datasheet Details

Part number	FSA642
Manufacturer	onsemi
File Size	1.02 MB
Description	High-Speed MIPI Switch
Datasheet	FSA642 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
FSA642	High-Speed MIPI Switch	Fairchild Semiconductor
FSA641	2:1 MIPI Switch	Fairchild Semiconductor
FSA644	2:1 MIPI D-PHY (1.5Gbps) 4-Data Lane Switch	Fairchild Semiconductor
FSA6157	Negative-Swing Audio or Video Switch	Fairchild Semiconductor
FSA6157T	Negative-Swing Audio or Video Switch	Fairchild Semiconductor

Other Datasheets by onsemi

Part Number	Description
FSA646	2:1 MIPI D-PHY (2.5Gpbs) 4-Data Lane Switch
FSA646A	2:1 MIPI D-PHY 4-Data-Lane & C-PHY 3-Data-Lane Switch
FSA634	2:1 MIPI D-PHY 4Data Lane Switch
FSA1153	DP3T USB Type C Audio andUART Analog Switch
FSA1156	SPST Analog Switch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

FSA642 — Low-Power, Three-Port, High-Speed MIPI Switch FSA642 Low-Power, Three-Port, High-Speed MIPI Switch Features  Low On Capacitance: 7.0 pF Typical  Low On Resistance: 7.0 Ω Typical  Wide -3db Bandw idth: 1 GHz Typical  24-Lead UMLP (2.5 x 3.4 mm) Package  8 kV ESD Rating; >16 kV Pow er/GND ESD Rating Applications  Dual Camera Applications for Cell Phones  Dual LCD Applications for Cell Phones, Digital Camera Displays, and View finders Description The FSA642 is a bi-directional, low -pow er, high-speed analog sw itch. The pin out is designed to ease differential signal layout and is configured as a triplepole, double-throw sw itch (TPDT).