Datasheet4U Logo Datasheet4U.com

MC100E016 - 8-BIT SYNCHRONOUS BINARY UP COUNTER

Datasheet Summary

Description

cascadable 8-bit binary counter.

Architecture and operation are the same as the MC10H016 in the MECL 10H™ family, extended to 8-bits, as shown in the logic symbol.

Features

  • internal feedback of TC, gated by the TCLD (terminal count load) pin. When TCLD is LOW (or left open, in which case it is pulled LOW by the internal pull-downs), the TC feedback is disabled, and counting proceeds continuously, with TC going LOW to indicate an all-one state. When TCLD is HIGH, the TC feedback causes the counter to automatically reload upon TC = LOW, thus functioning as a programmable counter. The Qn outputs do not need to be terminated for the count function to operate properly.

📥 Download Datasheet

Datasheet preview – MC100E016

Datasheet Details

Part number MC100E016
Manufacturer ON Semiconductor
File Size 167.76 KB
Description 8-BIT SYNCHRONOUS BINARY UP COUNTER
Datasheet download datasheet MC100E016 Datasheet
Additional preview pages of the MC100E016 datasheet.

📁 Similar Datasheet

  • MC100E016 - 8-Bit Synchronous Binary Up Counter (Motorola)
  • MC100E101 - Quad 4-Input OR/NOR Gate (Motorola)
  • MC100E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
  • MC100E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
  • MC100E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)
  • MC100E112 - QUAD DRIVER (Motorola)
  • MC100E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)
  • MC100E122 - 9-BIT BUFFER (Motorola)
  • MC100E131 - 4-BIT D FLIP-FLOP (Motorola)
  • MC100E136 - 6-BIT UNIVERSAL UP/DOWN COUNTER (Motorola)
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
MC10E016, MC100E016 5.0 V ECL 8‐Bit Synchronous Binary Up Counter Description The MC10E/100E016 is a high-speed synchronous, presettable, cascadable 8-bit binary counter. Architecture and operation are the same as the MC10H016 in the MECL 10H™ family, extended to 8-bits, as shown in the logic symbol. The counter features internal feedback of TC, gated by the TCLD (terminal count load) pin. When TCLD is LOW (or left open, in which case it is pulled LOW by the internal pull-downs), the TC feedback is disabled, and counting proceeds continuously, with TC going LOW to indicate an all-one state. When TCLD is HIGH, the TC feedback causes the counter to automatically reload upon TC = LOW, thus functioning as a programmable counter.
Published: |