Datasheet4U Logo Datasheet4U.com

MC100EL90 - Triple ECL to PECL Translator

Description

The MC100EL90 is a triple ECL to PECL translator.

3.3 V or

5 V differential ECL signals, determined by the VEE supply level, and translates them to standard +5 V differential PECL output signals.

Features

  • 500 ps Propagation Delays.
  • Operating Range:.
  • VCC= 4.75 V to 5.25 V.
  • VEE=.
  • 3.0 V to.
  • 5.5 V; GND= 0 V.
  • Q Output will Default LOW with Inputs Open or at VEE.
  • Internal Input Pulldown Resistors.
  • ESD Protection:.
  • > 2 kV Human Body Model.
  • > 200 V Machine Model.
  • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test.
  • Moisture Sensitivity: Level 3 (Pb-Free) (For Additional Information, see.

📥 Download Datasheet

Datasheet preview – MC100EL90

Datasheet Details

Part number MC100EL90
Manufacturer ON Semiconductor
File Size 131.25 KB
Description Triple ECL to PECL Translator
Datasheet download datasheet MC100EL90 Datasheet
Additional preview pages of the MC100EL90 datasheet.

📁 Similar Datasheet

  • MC100EL90 - Triple ECL to PECL Translator (Motorola)
  • MC100EL91 - Triple PECL to ECL Translator (Motorola)
  • MC100EL01 - 4-input OR/NOR (Motorola)
  • MC100EL01 - 5V ECL 4-Input OR/NOR (onsemi)
  • MC100EL04 - 2-input AND/NAND (Motorola)
  • MC100EL05 - 2-input differential AND/NAND (Motorola)
  • MC100EL07 - 2-input XOR/XNOR (Motorola)
  • MC100EL11 - 1:2 Differential Fanout Buffer (Motorola)
  • MC100EL12 - Low Impedance Drive (Motorola)
  • MC100EL13 - Dual 1:3 Fanout Buffer (Motorola)
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
MC100EL90 -3.3 V / -5V Triple ECL Input to PECL Output Translator Description The MC100EL90 is a triple ECL to PECL translator. The device receives either −3.3 V or −5 V differential ECL signals, determined by the VEE supply level, and translates them to standard +5 V differential PECL output signals. To accomplish the level translation, the EL90 requires three power rails. The VCC supply should be connected to the positive supply, and the VEE pin should be connected to the negative power supply. The GND pins, as expected, are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01 mF capacitors. Under open input conditions, the D input will be biased at VEE/2 and the D input will be pulled to VEE.
Published: |