Datasheet4U Logo Datasheet4U.com

MC100EPT622 - 3.3V LVTTL/LVCMOS to LVPECL Translator

General Description

The MC100EPT622 is a 10

translator.

Because LVPECL (Positive ECL) levels are used only +3.3 V and ground are required.

ed enable input which can accept either LVPECL (ENPECL) or TTL/LVCMOS inputs (ENTTL).

Key Features

  • 450 ps Typical Propagation Delay.
  • Maximum Frequency > 1.5 GHz Typical.
  • PECL Mode.
  • Operating Range: VCC = 3.0 V to 3.8 V with VEE = 0 V.
  • PNP LVTTL Inputs for Minimal Loading.
  • Q Output Will Default HIGH with Inputs Open.
  • The 100 Series Contains Temperature Compensation.
  • These Devices are Pb.
  • Free, Halogen Free and are RoHS Compliant www. onsemi. com.

📥 Download Datasheet

Datasheet Details

Part number MC100EPT622
Manufacturer onsemi
File Size 317.17 KB
Description 3.3V LVTTL/LVCMOS to LVPECL Translator
Datasheet download datasheet MC100EPT622 Datasheet

Other Datasheets by onsemi

Part Number Description
MC100EPT20 3.3V LVTTL/LVCMOS to Differential LVPECL Translator
MC100EPT21 3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
MC100EPT22 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100EPT23 Dual Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
MC100EPT24 LVTTL/LVCOMS to Differential LVECL Translator
MC100EPT25 Differential LVECL/ECL to LVTTL Translator
MC100EPT26 1:2 Fanout Differential LVPECL to LVTTL Translator
MC100EP01 3.3V / 5V ECL 4-Input OR/NOR
MC100EP016 3.3V / 5VECL 8-Bit Synchronous Binary Up Counter
MC100EP016A 3.3V ECL 8-Bit Synchronous Binary Up Counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
3.3 V LVTTL/LVCMOS to LVPECL Translator MC100EPT622 Description The MC100EPT622 is a 10−Bit LVTTL/LVCMOS to LVPECL translator. Because LVPECL (Positive ECL) levels are used only +3.3 V and ground are required. The device has an OR−ed enable input which can accept either LVPECL (ENPECL) or TTL/LVCMOS inputs (ENTTL). If the inputs are left open, they will default to the enable state. The device design has been optimized for low channel−to−channel skew. Features • 450 ps Typical Propagation Delay • Maximum Frequency > 1.5 GHz Typical • PECL Mode • Operating Range: VCC = 3.0 V to 3.