Datasheet4U Logo Datasheet4U.com

MC10EP195 - 3.3V ECL Programmable Delay Chip

General Description

Pin Name I/O Default State Description 23, 25, 26, 27, D[0:9] LVCMOS, LVTTL, Low Single

Ended Parallel Data Inputs [0:9].

Internal 75 kW to VEE.

📥 Download Datasheet

Datasheet Details

Part number MC10EP195
Manufacturer onsemi
File Size 152.12 KB
Description 3.3V ECL Programmable Delay Chip
Datasheet download datasheet MC10EP195 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC10EP16 Differential Receiver Motorola
MC10E016 8-Bit Synchronous Binary Up Counter Motorola
MC10E101 Quad 4-Input OR/NOR Gate Motorola
MC10E104 QUINT 2-INPUT AND/NAND GATE Motorola
MC10E107 QUINT 2-INPUT XOR/XNOR GATE Motorola

Other Datasheets by onsemi

Part Number Description
MC10EP101 3.3V / 5V ECL Quad 4-Input OR/NOR
MC10EP105 Quad 2-Input Differential AND/NAND
MC10EP11 1:2 Differential Fanout Buffer
MC10EP116 Hex Differential Line Receiver
MC10EP131 ECL Quad D Flip-Flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC10EP195, MC100EP195 3.3V ECL Programmable Delay Chip The MC10/100EP195 is a Programmable Delay Chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. The delay section consists of a programmable matrix of gates and http://onsemi.com multiplexers as shown in the logic diagram, Figure 3. The delay increment of the EP195 has a digitally selectable resolution of about MARKING 10 ps and a net range of up to 10.2 ns. The required delay is selected by DIAGRAM* the 10 data select inputs D[9:0] values and controlled by the LEN (pin 10). A LOW level on LEN allows a transparent LOAD mode of real time delay values by D[9:0].