MC74HC393A - Dual 4-Stage Binary Ripple Counter

onsemi

Key Features

Output Drive Capability: 10 LSTTL Loads.
Outputs Directly Interface to CMOS, NMOS, and TTL.
Operating Voltage Range: 2.0 to 6.0 V.
Low Input Current: 1 mA.
High Noise Immunity Characteristic of CMOS Devices.
In Compliance with the JEDEC Standard No. 7 A Requirements.
Chip Complexity: 236 FETs or 59 Equivalent Gates.
Q Suffix for Automotive and Other.

MC74HC393A dual 4-stage binary ripple counter by onsemi - Datasheet Preview

Datasheet Details

Part number	MC74HC393A
Manufacturer	onsemi
File Size	295.34 KB
Description	Dual 4-Stage Binary Ripple Counter
Datasheet	MC74HC393A Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
MC74HC393A	Dual 4-Stage Binary Ripple Counter	Motorola
MC74HC393	Dual 4-Stage Binary Ripple Counter	Motorola
MC74HC390	Dual 4-Stage Binary Ripple Counter	Motorola
MC74HC390A	Dual 4-Stage Binary Ripple Counter	Motorola
MC74HC30	8-Input NAND Gate High-Performance Silicon-Gate CMOS	Motorola

Other Datasheets by onsemi

Part Number	Description
MC74HC393	Dual 4-Stage Binary Ripple Counter
MC74HC390	Dual 4-Stage Binary Ripple Counter
MC74HC390A	Dual 4-Stage Binary Ripple Counter
MC74HC30A	8-Input NAND Gate
MC74HC32A	Quad 2-Input OR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

Dual 4-Stage Binary Ripple Counter High−Performance Silicon−Gate CMOS MC74HC393A The MC74HC393A is identical in pinout to the LS393. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of two independent 4−bit binary ripple counters with parallel outputs from each counter stage. A  256 counter can be obtained by cascading the two binary counters. Internal flip−flops are triggered by high−to−low transitions of the clock input. Reset for the counters is asynchronous and active−high. State changes of the Q outputs do not occur simultaneously because of internal ripple delays.