Datasheet4U Logo Datasheet4U.com

MC74HC4040A - 12-Stage Binary Ripple Counter

Features

  • Output Drive Capability: 10 LSTTL Loads.
  • Outputs Directly Interface to CMOS, NMOS, and TTL.
  • Operating Voltage Range: 2.0 to 6.0 V.
  • Low Input Current: 1 mA.
  • High Noise Immunity Characteristic of CMOS Devices.
  • In Compliance With JEDEC Standard No. 7A Requirements.
  • Chip Complexity: 398 FETs or 99.5 Equivalent Gates.
  • -Q Prefix for Automotive and Other.

📥 Download Datasheet

Datasheet Details

Part number MC74HC4040A
Manufacturer onsemi
File Size 281.41 KB
Description 12-Stage Binary Ripple Counter
Datasheet download datasheet MC74HC4040A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC74HC4040A 12-Stage Binary Ripple Counter Motorola
MC74HC4040N CMOS 12-State Ripple Carry Binary Counter / Driver ETC
MC74HC4049 Hex Buffers/Logic-Level Down Converters Motorola
MC74HC4002 Dual 4-Input NOR Gate Motorola
MC74HC4016A Quad Analog Switch/ Multiplexer/Demultiplexer Motorola

Other Datasheets by onsemi

Part Number Description
MC74HC4046A Phase-Locked Loop
MC74HC4016 Quad Analog Switch / Multiplexer / Demultiplexer
MC74HC4020A 14-Stage Binary Ripple Counter
MC74HC4051 Analog Multiplexers/Demultiplexers
MC74HC4051A Analog Multiplexers/Demultiplexers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DATA SHEET www.onsemi.com 12-Stage Binary Ripple Counter High-Performance Silicon-Gate CMOS MC74HC4040A The MC74C4040A is identical in pinout to the standard CMOS MC14040. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of 12 master-slave flip-flops. The output of each flip-flop feeds the next and the frequency at each output is half of that of the preceding one. The state counter advances on the negative-going edge of the Clock input. Reset is asynchronous and active-high. State changes of the Q outputs do not occur simultaneously because of internal ripple delays.
Published: |