* perature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 8. Vth is applied to the complementary input when operating in single
* ended
NB6L16
143.36 KB
6ghz/6gbps 2.5v/3.3v multi-level input to differential lvecl clock or data translator/receiver/driver buffer.
m o .c 4U 2.5V / 3.3V tMultilevel Input to e Differential e LVPECL/LVNECL h Clock or S Data a t Receiver/Driver/Translator a Buffer .D w The NB6L16 is.
📁 Related Datasheet
NB6L11 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL (ON Semiconductor)
NB6L11M Differential CML Fanout Buffer (ON Semiconductor)
NB6L11S Input to LVDS Fanout Buffer/Translator (ON Semiconductor)
NB6L14 Differential 1:4 LVPECL Fanout Buffer (ON Semiconductor)
NB6L14M Differential 1:4 CML Fanout Buffer (ON Semiconductor)
NB6L14S 2.5V 1:4 AnyLevel Differential Input to LVDS Fanout Buffer/Translator (ON Semiconductor)
NB6L239 2.5V / 3.3V Any Differential Clock IN to Differential LVPECL OUT Clock Divider (ON Semiconductor)
NB6L295 2.5V / 3.3V Dual Channel Programmable Clock/Data Delay (ON Semiconductor)
NB6L295M 2.5V / 3.3V Dual Channel Programmable Clock/Data Delay (ON Semiconductor)
NB6L56 2.5V / 3.3V Dual 2:1 Differential Clock / Data Multiplexer (ON Semiconductor)
TAGS
Image Gallery
