900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




  ON Semiconductor Electronic Components Datasheet  

NB6L16 Datasheet

6GHz/6Gbps 2.5V/3.3V Multi-level Input to Differential Lvecl Clock or Data Translator/receiver/driver Buffer

No Preview Available !

N2DCRBw.ileuB5fo.fDcfV6ecfeaeLrk/teir1av3noS6e.trh3riea/VDDelatrML4itVUvaueP.lctrEoi/lmCTerLvae/LnlVsINnlapEtuCotLrtoThe NB6L16 is a high precision, low power ECL differential clock
wor data receiver/driver/translator buffer. The device is functionally
w equivalent to the EL16, EP16, LVEL16 and NBSG16 devices. With
output transition times of 70 ps, it is ideally suited for high frequency,
mlow power systems. The device is targeted for Backplane buffering,
oGbE clock/data distribution, Fibre Channel distribution and SONET
clock/data distribution applications.
.cInput accept LVNECL (Negative ECL), LVPECL (Positive ECL),
LVTTL, LVCMOS, CML, or LVDS. Outputs are 800 mV ECL
signals.
UThe VBB pin, an internally generated voltage supply, is available to
t4this device only. For single−ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB
eand VCC via a 0.01 mF capacitor and limit current sourcing or sinking
eto 0.5 mA. When not used, VBB should be left open.
Maximum Input Clock Frequency w 6 GHz Typical
hMaximum Input Data Rate Frequency w 6 Gb/s Typical
SLow 12 mA Typical Power Supply Current
70 ps Typical Rise/Fall Times
ta130 ps Input Propagation Delay
On−Chip Reference for ECL Single−Ended Input − VBB Output
aPECL Mode Operating Range: VCC = 2.375 V to 3.465 V with
VEE = 0 V
.DNECL Mode Operating Range: VCC = 0 V
with VEE = −2.375 V to −3.465 V
Open Input Default State
wLVDS, LVPECL, LVNECL, LVCMOS, LVTTL and CML Input
ww et4U.comCompatible
http://onsemi.com
8
1
SOIC−8
D SUFFIX
CASE 751
MARKING DIAGRAMS*
8
6L16
ALYW
1
8
1
TSSOP−8
DT SUFFIX
CASE 948R
8
6L16
ALYW
1
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
Device
Package Shipping
NB6L16D
NB6L16DR2
SOIC−8
SOIC−8
98 Units/Rail
2600 /
Tape & Reel
NB6L16DT**
NB6L16DTR2**
TSSOP−8
TSSOP−8
100 Units/Rail
2500 /
Tape & Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
**Future Product − Contact factory for availability.
www.DataSheSemiconductor Components Industries, LLC, 2004
1
Publication Order Number:
April, 2004 − Rev. 2
NB6L16/D


  ON Semiconductor Electronic Components Datasheet  

NB6L16 Datasheet

6GHz/6Gbps 2.5V/3.3V Multi-level Input to Differential Lvecl Clock or Data Translator/receiver/driver Buffer

No Preview Available !

NB6L16
NC 1
D2
R2
R1
D3
R1
R2
VBB 4
8 VCC
7Q
6Q
5 VEE
Figure 1. SOIC/TSSOP−8 Pinout (Top View) and Logic Diagram
Table 1. PIN DESCRIPTION
Pin Name
I/O
1 NC
2D
LVDS, CML, LVPECL,
LVNECL, LVTTL, LVCMOS
Input
3D
LVDS, CML, LVPECL,
LVNECL, LVTTL, LVCMOS
Input
4 VBB
5 VEE
6Q
ECL Output
7Q
ECL Output
8 VCC
Default State
LOW
HIGH
Description
No Connect. The NC pin is electrically connected to the die and MUST
be left open.
Non−inverted differential clock/data input. Internal 75 kW to VCC and
37.5 kW to VEE.
Inverted differential clock/data input. Internal 37.5 kW to VCC and 75 kW
to VEE.
Internally generated ECL reference voltage supply.
Negative power supply voltage.
Inverted differential ECL output. Typically terminated with 50 W resistor
to VCC – 2.0 V.
Non−inverted differential ECL output. Typically terminated with 50 W
resistor to VCC – 2.0 V.
Positive power supply voltage.
Table 2. ATTRIBUTES
Characteristics
Internal Input Default State Resistor
(R1)
Internal Input Default State Resistor
(R2)
ESD Protection
Human Body Model
Machine Model
Charged Device Model
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)
Flammability Rating
Oxygen Index: 28 to 34
Transistor Count
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
1. For additional information, see Application Note AND8003/D.
Value
37.5 kW
75 kW
> 2 kV
> 100 V
> 1 kV
Level 1
UL 94 V−0 @ 1.125 in
167
http://onsemi.com
2


Part Number NB6L16
Description 6GHz/6Gbps 2.5V/3.3V Multi-level Input to Differential Lvecl Clock or Data Translator/receiver/driver Buffer
Maker ON Semiconductor
Total Page 12 Pages
PDF Download

NB6L16 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 NB6L11 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL
ON Semiconductor
2 NB6L11M Differential CML Fanout Buffer
ON Semiconductor
3 NB6L11S Input to LVDS Fanout Buffer / Translator
ON Semiconductor
4 NB6L14 Differential 1:4 LVPECL Fanout Buffer
ON Semiconductor
5 NB6L14M Differential 1:4 CML Fanout Buffer
ON Semiconductor
6 NB6L14S 2.5V 1:4 AnyLevel Differential Input to LVDS Fanout Buffer/Translator
ON Semiconductor
7 NB6L16 6GHz/6Gbps 2.5V/3.3V Multi-level Input to Differential Lvecl Clock or Data Translator/receiver/driver Buffer
ON Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy