EPA1140-xx Overview
SMD 8 Pin 5 Tap TTL patible Active Delay Lines ELECTRONICS INC. Delay times referenced from input to leading and trailing edges at 25°C, 5.0V, with no load. DC Parameter VOH VOL VIK IIH High-Level Output Voltage Low-Level Output Voltage Input Clamp Voltage High-Level Input Current Test Conditions Min.