900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Panasonic Electronic Components Datasheet

74LVC1G32 Datasheet

Single 2-input OR gate

No Preview Available !

INTEGRATED CIRCUITS
DATA SHEET
74LVC1G32
Single 2-input OR gate
Product specification
Supersedes data of 2002 Nov 15
2004 Sep 15


Panasonic Electronic Components Datasheet

74LVC1G32 Datasheet

Single 2-input OR gate

No Preview Available !

Philips Semiconductors
Single 2-input OR gate
Product specification
74LVC1G32
FEATURES
Wide supply voltage range from 1.65 V to 5.5 V
High noise immunity
Complies with JEDEC standard:
– JESD8-7 (1.65 V to 1.95 V)
– JESD8-5 (2.3 V to 2.7 V)
– JESD8B/JESD36 (2.7 V to 3.6 V).
• ±24 mA output drive (VCC = 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
ESD protection:
– HBM EIA/JESD22-A114-B exceeds 2000 V
– MM EIA/JESD22-A115-A exceeds 200 V.
Specified from 40 °C to +85 °C and 40 °C to +125 °C.
DESCRIPTION
The 74LVC1G32 is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families.
Input can be driven from either 3.3 V or 5 V devices. This
feature allow the use of these devices in a mixed
3.3 V and 5 V environment.
Schmitt-trigger action at all inputs makes the circuit
tolerant for slower input rise and fall time.
This device is fully specified for partial power-down
applications using Ioff. The Ioff circuitry disables the output,
preventing the damaging backflow current through the
device when it is powered down.
The 74LVC1G32 provides the single 2-input OR function.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf 2.5 ns.
SYMBOL
tPHL/tPLH
CI
CPD
PARAMETER
CONDITIONS
propagation delay
inputs A, B to output Y
input capacitance
VCC = 1.8 V; CL = 30 pF; RL = 1 k
VCC = 2.5 V; CL = 30 pF; RL = 500
VCC = 2.7 V; CL = 50 pF; RL = 500
VCC = 3.3 V; CL = 50 pF; RL = 500
VCC = 5.0 V; CL = 50 pF; RL = 500
power dissipation capacitance per buffer VCC = 3.3 V; notes 1 and 2
TYPICAL UNIT
3.1 ns
2.1 ns
2.5 ns
2.1 ns
1.7 ns
5 pF
16 pF
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW).
PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in Volts;
N = total switching outputs;
Σ(CL × VCC2 × fo) = sum of the outputs.
2. The condition is VI = GND to VCC.
2004 Sep 15
2


Part Number 74LVC1G32
Description Single 2-input OR gate
Maker Panasonic Semiconductor
PDF Download

74LVC1G32 Datasheet PDF






Similar Datasheet

1 74LVC1G3157 SINGLE-POLE DOUBLE-THROW ANALOG SWITCH
Diodes
2 74LVC1G3157 2-channel analog multiplexer/demultiplexer
NXP Semiconductors
3 74LVC1G3157 2-channel analog multiplexer/demultiplexer
nexperia
4 74LVC1G3157-Q100 2-channel analog multiplexer/demultiplexer
NXP
5 74LVC1G3157-Q100 2-channel analog multiplexer/demultiplexer
nexperia
6 74LVC1G32 Single 2-input OR gate
Panasonic Semiconductor
7 74LVC1G32 SINGLE 2 INPUT POSITIVE OR GATE
Diodes
8 74LVC1G32 Single 2-input OR gate
nexperia
9 74LVC1G32-Q100 Single 2-input OR gate
nexperia





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy