PI7C8150B bridge equivalent, asynchronous 2-port pci-to-pci bridge.
section in the introduction Revised register description bits[31:24] offset 18h - Secondary Latency Timer Register (section 14.1.13) Revised register description for bits.
Image gallery
Download